stm32l4xx_hal_sd.h 43 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803
  1. /**
  2. ******************************************************************************
  3. * @file stm32l4xx_hal_sd.h
  4. * @author MCD Application Team
  5. * @brief Header file of SD HAL module.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  10. *
  11. * Redistribution and use in source and binary forms, with or without modification,
  12. * are permitted provided that the following conditions are met:
  13. * 1. Redistributions of source code must retain the above copyright notice,
  14. * this list of conditions and the following disclaimer.
  15. * 2. Redistributions in binary form must reproduce the above copyright notice,
  16. * this list of conditions and the following disclaimer in the documentation
  17. * and/or other materials provided with the distribution.
  18. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  19. * may be used to endorse or promote products derived from this software
  20. * without specific prior written permission.
  21. *
  22. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32. *
  33. ******************************************************************************
  34. */
  35. /* Define to prevent recursive inclusion -------------------------------------*/
  36. #ifndef __STM32L4xx_HAL_SD_H
  37. #define __STM32L4xx_HAL_SD_H
  38. #ifdef __cplusplus
  39. extern "C" {
  40. #endif
  41. #if defined(SDMMC1)
  42. /* Includes ------------------------------------------------------------------*/
  43. #include "stm32l4xx_ll_sdmmc.h"
  44. /** @addtogroup STM32L4xx_HAL_Driver
  45. * @{
  46. */
  47. /** @addtogroup SD
  48. * @{
  49. */
  50. /* Exported types ------------------------------------------------------------*/
  51. /** @defgroup SD_Exported_Types SD Exported Types
  52. * @{
  53. */
  54. /** @defgroup SD_Exported_Types_Group1 SD State enumeration structure
  55. * @{
  56. */
  57. typedef enum
  58. {
  59. HAL_SD_STATE_RESET = ((uint32_t)0x00000000U), /*!< SD not yet initialized or disabled */
  60. HAL_SD_STATE_READY = ((uint32_t)0x00000001U), /*!< SD initialized and ready for use */
  61. HAL_SD_STATE_TIMEOUT = ((uint32_t)0x00000002U), /*!< SD Timeout state */
  62. HAL_SD_STATE_BUSY = ((uint32_t)0x00000003U), /*!< SD process ongoing */
  63. HAL_SD_STATE_PROGRAMMING = ((uint32_t)0x00000004U), /*!< SD Programming State */
  64. HAL_SD_STATE_RECEIVING = ((uint32_t)0x00000005U), /*!< SD Receiving State */
  65. HAL_SD_STATE_TRANSFER = ((uint32_t)0x00000006U), /*!< SD Transfert State */
  66. HAL_SD_STATE_ERROR = ((uint32_t)0x0000000FU) /*!< SD is in error state */
  67. }HAL_SD_StateTypeDef;
  68. /**
  69. * @}
  70. */
  71. /** @defgroup SD_Exported_Types_Group2 SD Card State enumeration structure
  72. * @{
  73. */
  74. typedef enum
  75. {
  76. HAL_SD_CARD_READY = ((uint32_t)0x00000001U), /*!< Card state is ready */
  77. HAL_SD_CARD_IDENTIFICATION = ((uint32_t)0x00000002U), /*!< Card is in identification state */
  78. HAL_SD_CARD_STANDBY = ((uint32_t)0x00000003U), /*!< Card is in standby state */
  79. HAL_SD_CARD_TRANSFER = ((uint32_t)0x00000004U), /*!< Card is in transfer state */
  80. HAL_SD_CARD_SENDING = ((uint32_t)0x00000005U), /*!< Card is sending an operation */
  81. HAL_SD_CARD_RECEIVING = ((uint32_t)0x00000006U), /*!< Card is receiving operation information */
  82. HAL_SD_CARD_PROGRAMMING = ((uint32_t)0x00000007U), /*!< Card is in programming state */
  83. HAL_SD_CARD_DISCONNECTED = ((uint32_t)0x00000008U), /*!< Card is disconnected */
  84. HAL_SD_CARD_ERROR = ((uint32_t)0x000000FFU) /*!< Card response Error */
  85. }HAL_SD_CardStateTypedef;
  86. /**
  87. * @}
  88. */
  89. /** @defgroup SD_Exported_Types_Group3 SD Handle Structure definition
  90. * @{
  91. */
  92. #define SD_InitTypeDef SDMMC_InitTypeDef
  93. #define SD_TypeDef SDMMC_TypeDef
  94. /**
  95. * @brief SD Card Information Structure definition
  96. */
  97. typedef struct
  98. {
  99. uint32_t CardType; /*!< Specifies the card Type */
  100. uint32_t CardVersion; /*!< Specifies the card version */
  101. uint32_t Class; /*!< Specifies the class of the card class */
  102. uint32_t RelCardAdd; /*!< Specifies the Relative Card Address */
  103. uint32_t BlockNbr; /*!< Specifies the Card Capacity in blocks */
  104. uint32_t BlockSize; /*!< Specifies one block size in bytes */
  105. uint32_t LogBlockNbr; /*!< Specifies the Card logical Capacity in blocks */
  106. uint32_t LogBlockSize; /*!< Specifies logical block size in bytes */
  107. #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  108. uint32_t CardSpeed; /*!< Specifies the card Speed */
  109. #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  110. }HAL_SD_CardInfoTypeDef;
  111. /**
  112. * @brief SD handle Structure definition
  113. */
  114. typedef struct
  115. {
  116. SD_TypeDef *Instance; /*!< SD registers base address */
  117. SD_InitTypeDef Init; /*!< SD required parameters */
  118. HAL_LockTypeDef Lock; /*!< SD locking object */
  119. uint32_t *pTxBuffPtr; /*!< Pointer to SD Tx transfer Buffer */
  120. uint32_t TxXferSize; /*!< SD Tx Transfer size */
  121. uint32_t *pRxBuffPtr; /*!< Pointer to SD Rx transfer Buffer */
  122. uint32_t RxXferSize; /*!< SD Rx Transfer size */
  123. __IO uint32_t Context; /*!< SD transfer context */
  124. __IO HAL_SD_StateTypeDef State; /*!< SD card State */
  125. __IO uint32_t ErrorCode; /*!< SD Card Error codes */
  126. #if !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  127. DMA_HandleTypeDef *hdmatx; /*!< SD Tx DMA handle parameters */
  128. DMA_HandleTypeDef *hdmarx; /*!< SD Rx DMA handle parameters */
  129. #endif /* !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  130. HAL_SD_CardInfoTypeDef SdCard; /*!< SD Card information */
  131. uint32_t CSD[4]; /*!< SD card specific data table */
  132. uint32_t CID[4]; /*!< SD card identification number table */
  133. }SD_HandleTypeDef;
  134. /**
  135. * @}
  136. */
  137. /** @defgroup SD_Exported_Types_Group4 Card Specific Data: CSD Register
  138. * @{
  139. */
  140. typedef struct
  141. {
  142. __IO uint8_t CSDStruct; /*!< CSD structure */
  143. __IO uint8_t SysSpecVersion; /*!< System specification version */
  144. __IO uint8_t Reserved1; /*!< Reserved */
  145. __IO uint8_t TAAC; /*!< Data read access time 1 */
  146. __IO uint8_t NSAC; /*!< Data read access time 2 in CLK cycles */
  147. __IO uint8_t MaxBusClkFrec; /*!< Max. bus clock frequency */
  148. __IO uint16_t CardComdClasses; /*!< Card command classes */
  149. __IO uint8_t RdBlockLen; /*!< Max. read data block length */
  150. __IO uint8_t PartBlockRead; /*!< Partial blocks for read allowed */
  151. __IO uint8_t WrBlockMisalign; /*!< Write block misalignment */
  152. __IO uint8_t RdBlockMisalign; /*!< Read block misalignment */
  153. __IO uint8_t DSRImpl; /*!< DSR implemented */
  154. __IO uint8_t Reserved2; /*!< Reserved */
  155. __IO uint32_t DeviceSize; /*!< Device Size */
  156. __IO uint8_t MaxRdCurrentVDDMin; /*!< Max. read current @ VDD min */
  157. __IO uint8_t MaxRdCurrentVDDMax; /*!< Max. read current @ VDD max */
  158. __IO uint8_t MaxWrCurrentVDDMin; /*!< Max. write current @ VDD min */
  159. __IO uint8_t MaxWrCurrentVDDMax; /*!< Max. write current @ VDD max */
  160. __IO uint8_t DeviceSizeMul; /*!< Device size multiplier */
  161. __IO uint8_t EraseGrSize; /*!< Erase group size */
  162. __IO uint8_t EraseGrMul; /*!< Erase group size multiplier */
  163. __IO uint8_t WrProtectGrSize; /*!< Write protect group size */
  164. __IO uint8_t WrProtectGrEnable; /*!< Write protect group enable */
  165. __IO uint8_t ManDeflECC; /*!< Manufacturer default ECC */
  166. __IO uint8_t WrSpeedFact; /*!< Write speed factor */
  167. __IO uint8_t MaxWrBlockLen; /*!< Max. write data block length */
  168. __IO uint8_t WriteBlockPaPartial; /*!< Partial blocks for write allowed */
  169. __IO uint8_t Reserved3; /*!< Reserved */
  170. __IO uint8_t ContentProtectAppli; /*!< Content protection application */
  171. __IO uint8_t FileFormatGrouop; /*!< File format group */
  172. __IO uint8_t CopyFlag; /*!< Copy flag (OTP) */
  173. __IO uint8_t PermWrProtect; /*!< Permanent write protection */
  174. __IO uint8_t TempWrProtect; /*!< Temporary write protection */
  175. __IO uint8_t FileFormat; /*!< File format */
  176. __IO uint8_t ECC; /*!< ECC code */
  177. __IO uint8_t CSD_CRC; /*!< CSD CRC */
  178. __IO uint8_t Reserved4; /*!< Always 1 */
  179. }HAL_SD_CardCSDTypedef;
  180. /**
  181. * @}
  182. */
  183. /** @defgroup SD_Exported_Types_Group5 Card Identification Data: CID Register
  184. * @{
  185. */
  186. typedef struct
  187. {
  188. __IO uint8_t ManufacturerID; /*!< Manufacturer ID */
  189. __IO uint16_t OEM_AppliID; /*!< OEM/Application ID */
  190. __IO uint32_t ProdName1; /*!< Product Name part1 */
  191. __IO uint8_t ProdName2; /*!< Product Name part2 */
  192. __IO uint8_t ProdRev; /*!< Product Revision */
  193. __IO uint32_t ProdSN; /*!< Product Serial Number */
  194. __IO uint8_t Reserved1; /*!< Reserved1 */
  195. __IO uint16_t ManufactDate; /*!< Manufacturing Date */
  196. __IO uint8_t CID_CRC; /*!< CID CRC */
  197. __IO uint8_t Reserved2; /*!< Always 1 */
  198. }HAL_SD_CardCIDTypedef;
  199. /**
  200. * @}
  201. */
  202. /** @defgroup SD_Exported_Types_Group6 SD Card Status returned by ACMD13
  203. * @{
  204. */
  205. typedef struct
  206. {
  207. __IO uint8_t DataBusWidth; /*!< Shows the currently defined data bus width */
  208. __IO uint8_t SecuredMode; /*!< Card is in secured mode of operation */
  209. __IO uint16_t CardType; /*!< Carries information about card type */
  210. __IO uint32_t ProtectedAreaSize; /*!< Carries information about the capacity of protected area */
  211. __IO uint8_t SpeedClass; /*!< Carries information about the speed class of the card */
  212. __IO uint8_t PerformanceMove; /*!< Carries information about the card's performance move */
  213. __IO uint8_t AllocationUnitSize; /*!< Carries information about the card's allocation unit size */
  214. __IO uint16_t EraseSize; /*!< Determines the number of AUs to be erased in one operation */
  215. __IO uint8_t EraseTimeout; /*!< Determines the timeout for any number of AU erase */
  216. __IO uint8_t EraseOffset; /*!< Carries information about the erase offset */
  217. }HAL_SD_CardStatusTypedef;
  218. /**
  219. * @}
  220. */
  221. /**
  222. * @}
  223. */
  224. /* Exported constants --------------------------------------------------------*/
  225. /** @defgroup SD_Exported_Constants Exported Constants
  226. * @{
  227. */
  228. #define BLOCKSIZE ((uint32_t)512U) /*!< Block size is 512 bytes */
  229. /** @defgroup SD_Exported_Constansts_Group1 SD Error status enumeration Structure definition
  230. * @{
  231. */
  232. #define HAL_SD_ERROR_NONE SDMMC_ERROR_NONE /*!< No error */
  233. #define HAL_SD_ERROR_CMD_CRC_FAIL SDMMC_ERROR_CMD_CRC_FAIL /*!< Command response received (but CRC check failed) */
  234. #define HAL_SD_ERROR_DATA_CRC_FAIL SDMMC_ERROR_DATA_CRC_FAIL /*!< Data block sent/received (CRC check failed) */
  235. #define HAL_SD_ERROR_CMD_RSP_TIMEOUT SDMMC_ERROR_CMD_RSP_TIMEOUT /*!< Command response timeout */
  236. #define HAL_SD_ERROR_DATA_TIMEOUT SDMMC_ERROR_DATA_TIMEOUT /*!< Data timeout */
  237. #define HAL_SD_ERROR_TX_UNDERRUN SDMMC_ERROR_TX_UNDERRUN /*!< Transmit FIFO underrun */
  238. #define HAL_SD_ERROR_RX_OVERRUN SDMMC_ERROR_RX_OVERRUN /*!< Receive FIFO overrun */
  239. #define HAL_SD_ERROR_ADDR_MISALIGNED SDMMC_ERROR_ADDR_MISALIGNED /*!< Misaligned address */
  240. #define HAL_SD_ERROR_BLOCK_LEN_ERR SDMMC_ERROR_BLOCK_LEN_ERR /*!< Transferred block length is not allowed for the card or the
  241. number of transferred bytes does not match the block length */
  242. #define HAL_SD_ERROR_ERASE_SEQ_ERR SDMMC_ERROR_ERASE_SEQ_ERR /*!< An error in the sequence of erase command occurs */
  243. #define HAL_SD_ERROR_BAD_ERASE_PARAM SDMMC_ERROR_BAD_ERASE_PARAM /*!< An invalid selection for erase groups */
  244. #define HAL_SD_ERROR_WRITE_PROT_VIOLATION SDMMC_ERROR_WRITE_PROT_VIOLATION /*!< Attempt to program a write protect block */
  245. #define HAL_SD_ERROR_LOCK_UNLOCK_FAILED SDMMC_ERROR_LOCK_UNLOCK_FAILED /*!< Sequence or password error has been detected in unlock
  246. command or if there was an attempt to access a locked card */
  247. #define HAL_SD_ERROR_COM_CRC_FAILED SDMMC_ERROR_COM_CRC_FAILED /*!< CRC check of the previous command failed */
  248. #define HAL_SD_ERROR_ILLEGAL_CMD SDMMC_ERROR_ILLEGAL_CMD /*!< Command is not legal for the card state */
  249. #define HAL_SD_ERROR_CARD_ECC_FAILED SDMMC_ERROR_CARD_ECC_FAILED /*!< Card internal ECC was applied but failed to correct the data */
  250. #define HAL_SD_ERROR_CC_ERR SDMMC_ERROR_CC_ERR /*!< Internal card controller error */
  251. #define HAL_SD_ERROR_GENERAL_UNKNOWN_ERR SDMMC_ERROR_GENERAL_UNKNOWN_ERR /*!< General or unknown error */
  252. #define HAL_SD_ERROR_STREAM_READ_UNDERRUN SDMMC_ERROR_STREAM_READ_UNDERRUN /*!< The card could not sustain data reading in stream rmode */
  253. #define HAL_SD_ERROR_STREAM_WRITE_OVERRUN SDMMC_ERROR_STREAM_WRITE_OVERRUN /*!< The card could not sustain data programming in stream mode */
  254. #define HAL_SD_ERROR_CID_CSD_OVERWRITE SDMMC_ERROR_CID_CSD_OVERWRITE /*!< CID/CSD overwrite error */
  255. #define HAL_SD_ERROR_WP_ERASE_SKIP SDMMC_ERROR_WP_ERASE_SKIP /*!< Only partial address space was erased */
  256. #define HAL_SD_ERROR_CARD_ECC_DISABLED SDMMC_ERROR_CARD_ECC_DISABLED /*!< Command has been executed without using internal ECC */
  257. #define HAL_SD_ERROR_ERASE_RESET SDMMC_ERROR_ERASE_RESET /*!< Erase sequence was cleared before executing because an out
  258. of erase sequence command was received */
  259. #define HAL_SD_ERROR_AKE_SEQ_ERR SDMMC_ERROR_AKE_SEQ_ERR /*!< Error in sequence of authentication */
  260. #define HAL_SD_ERROR_INVALID_VOLTRANGE SDMMC_ERROR_INVALID_VOLTRANGE /*!< Error in case of invalid voltage range */
  261. #define HAL_SD_ERROR_ADDR_OUT_OF_RANGE SDMMC_ERROR_ADDR_OUT_OF_RANGE /*!< Error when addressed block is out of range */
  262. #define HAL_SD_ERROR_REQUEST_NOT_APPLICABLE SDMMC_ERROR_REQUEST_NOT_APPLICABLE /*!< Error when command request is not applicable */
  263. #define HAL_SD_ERROR_PARAM SDMMC_ERROR_INVALID_PARAMETER /*!< the used parameter is not valid */
  264. #define HAL_SD_ERROR_UNSUPPORTED_FEATURE SDMMC_ERROR_UNSUPPORTED_FEATURE /*!< Error when feature is not insupported */
  265. #define HAL_SD_ERROR_BUSY SDMMC_ERROR_BUSY /*!< Error when transfer process is busy */
  266. #define HAL_SD_ERROR_DMA SDMMC_ERROR_DMA /*!< Error while DMA transfer */
  267. #define HAL_SD_ERROR_TIMEOUT SDMMC_ERROR_TIMEOUT /*!< Timeout error */
  268. /**
  269. * @}
  270. */
  271. /** @defgroup SD_Exported_Constansts_Group2 SD context enumeration
  272. * @{
  273. */
  274. #define SD_CONTEXT_NONE ((uint32_t)0x00000000U) /*!< None */
  275. #define SD_CONTEXT_READ_SINGLE_BLOCK ((uint32_t)0x00000001U) /*!< Read single block operation */
  276. #define SD_CONTEXT_READ_MULTIPLE_BLOCK ((uint32_t)0x00000002U) /*!< Read multiple blocks operation */
  277. #define SD_CONTEXT_WRITE_SINGLE_BLOCK ((uint32_t)0x00000010U) /*!< Write single block operation */
  278. #define SD_CONTEXT_WRITE_MULTIPLE_BLOCK ((uint32_t)0x00000020U) /*!< Write multiple blocks operation */
  279. #define SD_CONTEXT_IT ((uint32_t)0x00000008U) /*!< Process in Interrupt mode */
  280. #define SD_CONTEXT_DMA ((uint32_t)0x00000080U) /*!< Process in DMA mode */
  281. /**
  282. * @}
  283. */
  284. /** @defgroup SD_Exported_Constansts_Group3 SD Supported Memory Cards
  285. * @{
  286. */
  287. #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  288. #define CARD_NORMAL_SPEED ((uint32_t)0x00000000U) /*!< Normal Speed Card <12.5Mo/s , Spec Version 1.01 */
  289. #define CARD_HIGH_SPEED ((uint32_t)0x00000100U) /*!< High Speed Card <25Mo/s , Spec version 2.00 */
  290. #define CARD_ULTRA_HIGH_SPEED ((uint32_t)0x00000200U) /*!< UHS-I SD Card <50Mo/s for SDR50, DDR5 Cards
  291. and <104Mo/s for SDR104, Spec version 3.01 */
  292. #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  293. #define CARD_SDSC ((uint32_t)0x00000000U)
  294. #define CARD_SDHC_SDXC ((uint32_t)0x00000001U)
  295. #define CARD_SECURED ((uint32_t)0x00000003U)
  296. /**
  297. * @}
  298. */
  299. /** @defgroup SD_Exported_Constansts_Group4 SD Supported Version
  300. * @{
  301. */
  302. #define CARD_V1_X ((uint32_t)0x00000000U)
  303. #define CARD_V2_X ((uint32_t)0x00000001U)
  304. /**
  305. * @}
  306. */
  307. /**
  308. * @}
  309. */
  310. /* Exported macro ------------------------------------------------------------*/
  311. /** @defgroup SD_Exported_macros SD Exported Macros
  312. * @brief macros to handle interrupts and specific clock configurations
  313. * @{
  314. */
  315. #if !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  316. /**
  317. * @brief Enable the SD device.
  318. * @retval None
  319. */
  320. #define __HAL_SD_ENABLE(__HANDLE__) __SDMMC_ENABLE((__HANDLE__)->Instance)
  321. /**
  322. * @brief Disable the SD device.
  323. * @retval None
  324. */
  325. #define __HAL_SD_DISABLE(__HANDLE__) __SDMMC_DISABLE((__HANDLE__)->Instance)
  326. /**
  327. * @brief Enable the SDMMC DMA transfer.
  328. * @retval None
  329. */
  330. #define __HAL_SD_DMA_ENABLE(__HANDLE__) __SDMMC_DMA_ENABLE((__HANDLE__)->Instance)
  331. /**
  332. * @brief Disable the SDMMC DMA transfer.
  333. * @retval None
  334. */
  335. #define __HAL_SD_DMA_DISABLE(__HANDLE__) __SDMMC_DMA_DISABLE((__HANDLE__)->Instance)
  336. #endif /* !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  337. /**
  338. * @brief Enable the SD device interrupt.
  339. * @param __HANDLE__: SD Handle
  340. * @param __INTERRUPT__: specifies the SDMMC interrupt sources to be enabled.
  341. * This parameter can be one or a combination of the following values:
  342. * @arg SDMMC_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
  343. * @arg SDMMC_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
  344. * @arg SDMMC_IT_CTIMEOUT: Command response timeout interrupt
  345. * @arg SDMMC_IT_DTIMEOUT: Data timeout interrupt
  346. * @arg SDMMC_IT_TXUNDERR: Transmit FIFO underrun error interrupt
  347. * @arg SDMMC_IT_RXOVERR: Received FIFO overrun error interrupt
  348. * @arg SDMMC_IT_CMDREND: Command response received (CRC check passed) interrupt
  349. * @arg SDMMC_IT_CMDSENT: Command sent (no response required) interrupt
  350. * @arg SDMMC_IT_DBCKEND: Data block sent/received (CRC check passed) interrupt
  351. * @arg SDMMC_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt
  352. * @arg SDMMC_IT_RXFIFOHF: Receive FIFO Half Full interrupt
  353. * @arg SDMMC_IT_TXFIFOF: Transmit FIFO full interrupt
  354. * @arg SDMMC_IT_RXFIFOF: Receive FIFO full interrupt
  355. * @arg SDMMC_IT_TXFIFOE: Transmit FIFO empty interrupt
  356. * @arg SDMMC_IT_RXFIFOE: Receive FIFO empty interrupt
  357. * @arg SDMMC_IT_SDIOIT: SD I/O interrupt received interrupt
  358. * @arg SDMMC_IT_DATAEND: Data end (data counter, DATACOUNT, is zero) interrupt
  359. * @arg SDMMC_IT_DHOLD: Data transfer Hold interrupt
  360. * @arg SDMMC_IT_DABORT: Data transfer aborted by CMD12 interrupt
  361. * @arg SDMMC_IT_BUSYD0END: End of SDMMC_D0 Busy following a CMD response detected interrupt
  362. * @arg SDMMC_IT_ACKFAIL: Boot Acknowledgment received interrupt
  363. * @arg SDMMC_IT_ACKTIMEOUT: Boot Acknowledgment timeout interrupt
  364. * @arg SDMMC_IT_VSWEND: Voltage switch critical timing section completion interrupt
  365. * @arg SDMMC_IT_CKSTOP: SDMMC_CK stopped in Voltage switch procedure interrupt
  366. * @arg SDMMC_IT_IDMABTC: IDMA buffer transfer complete interrupt
  367. * @arg SDMMC_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt
  368. * @arg SDMMC_IT_CMDACT: Command transfer in progress interrupt
  369. * @arg SDMMC_IT_TXACT: Data transmit in progress interrupt
  370. * @arg SDMMC_IT_RXACT: Data receive in progress interrupt
  371. * @arg SDMMC_IT_TXDAVL: Data available in transmit FIFO interrupt
  372. * @arg SDMMC_IT_RXDAVL: Data available in receive FIFO interrupt
  373. * @retval None
  374. */
  375. #define __HAL_SD_ENABLE_IT(__HANDLE__, __INTERRUPT__) __SDMMC_ENABLE_IT((__HANDLE__)->Instance, (__INTERRUPT__))
  376. /**
  377. * @brief Disable the SD device interrupt.
  378. * @param __HANDLE__: SD Handle
  379. * @param __INTERRUPT__: specifies the SDMMC interrupt sources to be disabled.
  380. * This parameter can be one or a combination of the following values:
  381. * @arg SDMMC_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
  382. * @arg SDMMC_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
  383. * @arg SDMMC_IT_CTIMEOUT: Command response timeout interrupt
  384. * @arg SDMMC_IT_DTIMEOUT: Data timeout interrupt
  385. * @arg SDMMC_IT_TXUNDERR: Transmit FIFO underrun error interrupt
  386. * @arg SDMMC_IT_RXOVERR: Received FIFO overrun error interrupt
  387. * @arg SDMMC_IT_CMDREND: Command response received (CRC check passed) interrupt
  388. * @arg SDMMC_IT_CMDSENT: Command sent (no response required) interrupt
  389. * @arg SDMMC_IT_DBCKEND: Data block sent/received (CRC check passed) interrupt
  390. * @arg SDMMC_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt
  391. * @arg SDMMC_IT_RXFIFOHF: Receive FIFO Half Full interrupt
  392. * @arg SDMMC_IT_TXFIFOF: Transmit FIFO full interrupt
  393. * @arg SDMMC_IT_RXFIFOF: Receive FIFO full interrupt
  394. * @arg SDMMC_IT_TXFIFOE: Transmit FIFO empty interrupt
  395. * @arg SDMMC_IT_RXFIFOE: Receive FIFO empty interrupt
  396. * @arg SDMMC_IT_SDIOIT: SD I/O interrupt received interrupt
  397. * @arg SDMMC_IT_DATAEND: Data end (data counter, DATACOUNT, is zero) interrupt
  398. * @arg SDMMC_IT_DHOLD: Data transfer Hold interrupt
  399. * @arg SDMMC_IT_DABORT: Data transfer aborted by CMD12 interrupt
  400. * @arg SDMMC_IT_BUSYD0END: End of SDMMC_D0 Busy following a CMD response detected interrupt
  401. * @arg SDMMC_IT_ACKFAIL: Boot Acknowledgment received interrupt
  402. * @arg SDMMC_IT_ACKTIMEOUT: Boot Acknowledgment timeout interrupt
  403. * @arg SDMMC_IT_VSWEND: Voltage switch critical timing section completion interrupt
  404. * @arg SDMMC_IT_CKSTOP: SDMMC_CK stopped in Voltage switch procedure interrupt
  405. * @arg SDMMC_IT_IDMABTC: IDMA buffer transfer complete interrupt
  406. * @arg SDMMC_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt
  407. * @arg SDMMC_IT_CMDACT: Command transfer in progress interrupt
  408. * @arg SDMMC_IT_TXACT: Data transmit in progress interrupt
  409. * @arg SDMMC_IT_RXACT: Data receive in progress interrupt
  410. * @arg SDMMC_IT_TXDAVL: Data available in transmit FIFO interrupt
  411. * @arg SDMMC_IT_RXDAVL: Data available in receive FIFO interrupt
  412. * @retval None
  413. */
  414. #define __HAL_SD_DISABLE_IT(__HANDLE__, __INTERRUPT__) __SDMMC_DISABLE_IT((__HANDLE__)->Instance, (__INTERRUPT__))
  415. /**
  416. * @brief Check whether the specified SD flag is set or not.
  417. * @param __HANDLE__: SD Handle
  418. * @param __FLAG__: specifies the flag to check.
  419. * This parameter can be one of the following values:
  420. * @arg SDMMC_FLAG_CCRCFAIL: Command response received (CRC check failed)
  421. * @arg SDMMC_FLAG_DCRCFAIL: Data block sent/received (CRC check failed)
  422. * @arg SDMMC_FLAG_CTIMEOUT: Command response timeout
  423. * @arg SDMMC_FLAG_DTIMEOUT: Data timeout
  424. * @arg SDMMC_FLAG_TXUNDERR: Transmit FIFO underrun error
  425. * @arg SDMMC_FLAG_RXOVERR: Received FIFO overrun error
  426. * @arg SDMMC_FLAG_CMDREND: Command response received (CRC check passed)
  427. * @arg SDMMC_FLAG_CMDSENT: Command sent (no response required)
  428. * @arg SDMMC_FLAG_DBCKEND: Data block sent/received (CRC check passed)
  429. * @arg SDMMC_FLAG_CMDACT: Command transfer in progress
  430. * @arg SDMMC_FLAG_TXFIFOHE: Transmit FIFO Half Empty
  431. * @arg SDMMC_FLAG_RXFIFOHF: Receive FIFO Half Full
  432. * @arg SDMMC_FLAG_TXFIFOF: Transmit FIFO full
  433. * @arg SDMMC_FLAG_RXFIFOF: Receive FIFO full
  434. * @arg SDMMC_FLAG_TXFIFOE: Transmit FIFO empty
  435. * @arg SDMMC_FLAG_RXFIFOE: Receive FIFO empty
  436. * @arg SDMMC_FLAG_SDIOIT: SD I/O interrupt received
  437. * @arg SDMMC_FLAG_DATAEND: Data end (data counter, DATACOUNT, is zero)
  438. * @arg SDMMC_FLAG_DHOLD: Data transfer Hold
  439. * @arg SDMMC_FLAG_DABORT: Data transfer aborted by CMD12
  440. * @arg SDMMC_FLAG_CPSMACT: Command path state machine active
  441. * @arg SDMMC_FLAG_DPSMACT: Data path state machine active
  442. * @arg SDMMC_FLAG_BUSYD0: Inverted value of SDMMC_D0 line (Busy)
  443. * @arg SDMMC_FLAG_BUSYD0END: End of SDMMC_D0 Busy following a CMD response detected
  444. * @arg SDMMC_FLAG_ACKFAIL: Boot Acknowledgment received
  445. * @arg SDMMC_FLAG_ACKTIMEOUT: Boot Acknowledgment timeout
  446. * @arg SDMMC_FLAG_VSWEND: Voltage switch critical timing section completion
  447. * @arg SDMMC_FLAG_CKSTOP: SDMMC_CK stopped in Voltage switch procedure
  448. * @arg SDMMC_FLAG_IDMATE: IDMA transfer error
  449. * @arg SDMMC_FLAG_IDMABTC: IDMA buffer transfer complete
  450. * @arg SDMMC_FLAG_DATAEND: Data end (data counter, SDIDCOUNT, is zero)
  451. * @arg SDMMC_FLAG_TXACT: Data transmit in progress
  452. * @arg SDMMC_FLAG_RXACT: Data receive in progress
  453. * @arg SDMMC_FLAG_TXDAVL: Data available in transmit FIFO
  454. * @arg SDMMC_FLAG_RXDAVL: Data available in receive FIFO
  455. * @retval The new state of SD FLAG (SET or RESET).
  456. */
  457. #define __HAL_SD_GET_FLAG(__HANDLE__, __FLAG__) __SDMMC_GET_FLAG((__HANDLE__)->Instance, (__FLAG__))
  458. /**
  459. * @brief Clear the SD's pending flags.
  460. * @param __HANDLE__: SD Handle
  461. * @param __FLAG__: specifies the flag to clear.
  462. * This parameter can be one or a combination of the following values:
  463. * @arg SDMMC_FLAG_CCRCFAIL: Command response received (CRC check failed)
  464. * @arg SDMMC_FLAG_DCRCFAIL: Data block sent/received (CRC check failed)
  465. * @arg SDMMC_FLAG_CTIMEOUT: Command response timeout
  466. * @arg SDMMC_FLAG_DTIMEOUT: Data timeout
  467. * @arg SDMMC_FLAG_TXUNDERR: Transmit FIFO underrun error
  468. * @arg SDMMC_FLAG_RXOVERR: Received FIFO overrun error
  469. * @arg SDMMC_FLAG_CMDREND: Command response received (CRC check passed)
  470. * @arg SDMMC_FLAG_CMDSENT: Command sent (no response required)
  471. * @arg SDMMC_FLAG_DBCKEND: Data block sent/received (CRC check passed)
  472. * @arg SDMMC_FLAG_SDIOIT: SD I/O interrupt received
  473. * @arg SDMMC_FLAG_DATAEND: Data end (data counter, DATACOUNT, is zero)
  474. * @arg SDMMC_FLAG_DHOLD: Data transfer Hold
  475. * @arg SDMMC_FLAG_DABORT: Data transfer aborted by CMD12
  476. * @arg SDMMC_FLAG_BUSYD0END: End of SDMMC_D0 Busy following a CMD response detected
  477. * @arg SDMMC_FLAG_ACKFAIL: Boot Acknowledgment received
  478. * @arg SDMMC_FLAG_ACKTIMEOUT: Boot Acknowledgment timeout
  479. * @arg SDMMC_FLAG_VSWEND: Voltage switch critical timing section completion
  480. * @arg SDMMC_FLAG_CKSTOP: SDMMC_CK stopped in Voltage switch procedure
  481. * @arg SDMMC_FLAG_IDMATE: IDMA transfer error
  482. * @arg SDMMC_FLAG_IDMABTC: IDMA buffer transfer complete
  483. * @arg SDMMC_FLAG_DATAEND: Data end (data counter, SDIDCOUNT, is zero)
  484. * @retval None
  485. */
  486. #define __HAL_SD_CLEAR_FLAG(__HANDLE__, __FLAG__) __SDMMC_CLEAR_FLAG((__HANDLE__)->Instance, (__FLAG__))
  487. /**
  488. * @brief Check whether the specified SD interrupt has occurred or not.
  489. * @param __HANDLE__: SD Handle
  490. * @param __INTERRUPT__: specifies the SDMMC interrupt source to check.
  491. * This parameter can be one of the following values:
  492. * @arg SDMMC_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
  493. * @arg SDMMC_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
  494. * @arg SDMMC_IT_CTIMEOUT: Command response timeout interrupt
  495. * @arg SDMMC_IT_DTIMEOUT: Data timeout interrupt
  496. * @arg SDMMC_IT_TXUNDERR: Transmit FIFO underrun error interrupt
  497. * @arg SDMMC_IT_RXOVERR: Received FIFO overrun error interrupt
  498. * @arg SDMMC_IT_CMDREND: Command response received (CRC check passed) interrupt
  499. * @arg SDMMC_IT_CMDSENT: Command sent (no response required) interrupt
  500. * @arg SDMMC_IT_DBCKEND: Data block sent/received (CRC check passed) interrupt
  501. * @arg SDMMC_IT_CMDACT: Command transfer in progress interrupt
  502. * @arg SDMMC_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt
  503. * @arg SDMMC_IT_RXFIFOHF: Receive FIFO Half Full interrupt
  504. * @arg SDMMC_IT_TXFIFOF: Transmit FIFO full interrupt
  505. * @arg SDMMC_IT_RXFIFOF: Receive FIFO full interrupt
  506. * @arg SDMMC_IT_TXFIFOE: Transmit FIFO empty interrupt
  507. * @arg SDMMC_IT_RXFIFOE: Receive FIFO empty interrupt
  508. * @arg SDMMC_IT_SDIOIT: SD I/O interrupt received interrupt
  509. * @arg SDMMC_IT_DATAEND: Data end (data counter, DATACOUNT, is zero) interrupt
  510. * @arg SDMMC_IT_DHOLD: Data transfer Hold interrupt
  511. * @arg SDMMC_IT_DABORT: Data transfer aborted by CMD12 interrupt
  512. * @arg SDMMC_IT_DPSMACT: Data path state machine active interrupt
  513. * @arg SDMMC_IT_CPSMACT: Command path state machine active interrupt
  514. * @arg SDMMC_IT_BUSYD0: Inverted value of SDMMC_D0 line (Busy)
  515. * @arg SDMMC_IT_BUSYD0END: End of SDMMC_D0 Busy following a CMD response detected interrupt
  516. * @arg SDMMC_IT_ACKFAIL: Boot Acknowledgment received interrupt
  517. * @arg SDMMC_IT_ACKTIMEOUT: Boot Acknowledgment timeout interrupt
  518. * @arg SDMMC_IT_VSWEND: Voltage switch critical timing section completion interrupt
  519. * @arg SDMMC_IT_CKSTOP: SDMMC_CK stopped in Voltage switch procedure interrupt
  520. * @arg SDMMC_IT_IDMATE: IDMA transfer error interrupt
  521. * @arg SDMMC_IT_IDMABTC: IDMA buffer transfer complete interrupt
  522. * @arg SDMMC_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt
  523. * @arg SDMMC_IT_TXACT: Data transmit in progress interrupt
  524. * @arg SDMMC_IT_RXACT: Data receive in progress interrupt
  525. * @arg SDMMC_IT_TXDAVL: Data available in transmit FIFO interrupt
  526. * @arg SDMMC_IT_RXDAVL: Data available in receive FIFO interrupt
  527. * @retval The new state of SD IT (SET or RESET).
  528. */
  529. #define __HAL_SD_GET_IT(__HANDLE__, __INTERRUPT__) __SDMMC_GET_IT((__HANDLE__)->Instance, (__INTERRUPT__))
  530. /**
  531. * @brief Clear the SD's interrupt pending bits.
  532. * @param __HANDLE__: SD Handle
  533. * @param __INTERRUPT__: specifies the interrupt pending bit to clear.
  534. * This parameter can be one or a combination of the following values:
  535. * @arg SDMMC_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
  536. * @arg SDMMC_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
  537. * @arg SDMMC_IT_CTIMEOUT: Command response timeout interrupt
  538. * @arg SDMMC_IT_DTIMEOUT: Data timeout interrupt
  539. * @arg SDMMC_IT_TXUNDERR: Transmit FIFO underrun error interrupt
  540. * @arg SDMMC_IT_RXOVERR: Received FIFO overrun error interrupt
  541. * @arg SDMMC_IT_CMDREND: Command response received (CRC check passed) interrupt
  542. * @arg SDMMC_IT_CMDSENT: Command sent (no response required) interrupt
  543. * @arg SDMMC_IT_SDIOIT: SD I/O interrupt received interrupt
  544. * @arg SDMMC_IT_DATAEND: Data end (data counter, DATACOUNT, is zero) interrupt
  545. * @arg SDMMC_IT_DHOLD: Data transfer Hold interrupt
  546. * @arg SDMMC_IT_DBCKEND: Data block sent/received (CRC check passed) interrupt
  547. * @arg SDMMC_IT_DABORT: Data transfer aborted by CMD12 interrupt
  548. * @arg SDMMC_IT_BUSYD0END: End of SDMMC_D0 Busy following a CMD response detected interrupt
  549. * @arg SDMMC_IT_ACKFAIL: Boot Acknowledgment received interrupt
  550. * @arg SDMMC_IT_ACKTIMEOUT: Boot Acknowledgment timeout interrupt
  551. * @arg SDMMC_IT_VSWEND: Voltage switch critical timing section completion interrupt
  552. * @arg SDMMC_IT_CKSTOP: SDMMC_CK stopped in Voltage switch procedure interrupt
  553. * @arg SDMMC_IT_IDMATE: IDMA transfer error interrupt
  554. * @arg SDMMC_IT_IDMABTC: IDMA buffer transfer complete interrupt
  555. * @arg SDMMC_IT_DATAEND: Data end (data counter, SDMMC_DCOUNT, is zero) interrupt
  556. * @retval None
  557. */
  558. #define __HAL_SD_CLEAR_IT(__HANDLE__, __INTERRUPT__) __SDMMC_CLEAR_IT((__HANDLE__)->Instance, (__INTERRUPT__))
  559. /**
  560. * @}
  561. */
  562. #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  563. /* Include SD HAL Extension module */
  564. #include "stm32l4xx_hal_sd_ex.h"
  565. #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  566. /* Exported functions --------------------------------------------------------*/
  567. /** @defgroup SD_Exported_Functions SD Exported Functions
  568. * @{
  569. */
  570. /** @defgroup SD_Exported_Functions_Group1 Initialization and de-initialization functions
  571. * @{
  572. */
  573. HAL_StatusTypeDef HAL_SD_Init (SD_HandleTypeDef *hsd);
  574. HAL_StatusTypeDef HAL_SD_InitCard (SD_HandleTypeDef *hsd);
  575. HAL_StatusTypeDef HAL_SD_DeInit (SD_HandleTypeDef *hsd);
  576. void HAL_SD_MspInit (SD_HandleTypeDef *hsd);
  577. void HAL_SD_MspDeInit(SD_HandleTypeDef *hsd);
  578. /**
  579. * @}
  580. */
  581. /** @defgroup SD_Exported_Functions_Group2 Input and Output operation functions
  582. * @{
  583. */
  584. /* Blocking mode: Polling */
  585. HAL_StatusTypeDef HAL_SD_ReadBlocks (SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout);
  586. HAL_StatusTypeDef HAL_SD_WriteBlocks (SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout);
  587. HAL_StatusTypeDef HAL_SD_Erase (SD_HandleTypeDef *hsd, uint32_t BlockStartAdd, uint32_t BlockEndAdd);
  588. /* Non-Blocking mode: IT */
  589. HAL_StatusTypeDef HAL_SD_ReadBlocks_IT (SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks);
  590. HAL_StatusTypeDef HAL_SD_WriteBlocks_IT (SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks);
  591. /* Non-Blocking mode: DMA */
  592. HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA (SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks);
  593. HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks);
  594. void HAL_SD_IRQHandler (SD_HandleTypeDef *hsd);
  595. /* Callback in non blocking modes (DMA) */
  596. void HAL_SD_TxCpltCallback (SD_HandleTypeDef *hsd);
  597. void HAL_SD_RxCpltCallback (SD_HandleTypeDef *hsd);
  598. void HAL_SD_ErrorCallback (SD_HandleTypeDef *hsd);
  599. void HAL_SD_AbortCallback (SD_HandleTypeDef *hsd);
  600. /**
  601. * @}
  602. */
  603. /** @defgroup SD_Exported_Functions_Group3 Peripheral Control functions
  604. * @{
  605. */
  606. HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode);
  607. /**
  608. * @}
  609. */
  610. /** @defgroup SD_Exported_Functions_Group4 SD card related functions
  611. * @{
  612. */
  613. HAL_StatusTypeDef HAL_SD_SendSDStatus (SD_HandleTypeDef *hsd, uint32_t *pSDstatus);
  614. HAL_SD_CardStateTypedef HAL_SD_GetCardState (SD_HandleTypeDef *hsd);
  615. HAL_StatusTypeDef HAL_SD_GetCardCID (SD_HandleTypeDef *hsd, HAL_SD_CardCIDTypedef *pCID);
  616. HAL_StatusTypeDef HAL_SD_GetCardCSD (SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypedef *pCSD);
  617. HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypedef *pStatus);
  618. HAL_StatusTypeDef HAL_SD_GetCardInfo (SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo);
  619. /**
  620. * @}
  621. */
  622. /** @defgroup SD_Exported_Functions_Group5 Peripheral State and Errors functions
  623. * @{
  624. */
  625. HAL_SD_StateTypeDef HAL_SD_GetState(SD_HandleTypeDef *hsd);
  626. uint32_t HAL_SD_GetError(SD_HandleTypeDef *hsd);
  627. /**
  628. * @}
  629. */
  630. /** @defgroup SD_Exported_Functions_Group6 Perioheral Abort management
  631. * @{
  632. */
  633. HAL_StatusTypeDef HAL_SD_Abort (SD_HandleTypeDef *hsd);
  634. HAL_StatusTypeDef HAL_SD_Abort_IT(SD_HandleTypeDef *hsd);
  635. /**
  636. * @}
  637. */
  638. /* Private types -------------------------------------------------------------*/
  639. /** @defgroup SD_Private_Types SD Private Types
  640. * @{
  641. */
  642. /**
  643. * @}
  644. */
  645. /* Private defines -----------------------------------------------------------*/
  646. /** @defgroup SD_Private_Defines SD Private Defines
  647. * @{
  648. */
  649. /**
  650. * @}
  651. */
  652. /* Private variables ---------------------------------------------------------*/
  653. /** @defgroup SD_Private_Variables SD Private Variables
  654. * @{
  655. */
  656. /**
  657. * @}
  658. */
  659. /* Private constants ---------------------------------------------------------*/
  660. /** @defgroup SD_Private_Constants SD Private Constants
  661. * @{
  662. */
  663. /**
  664. * @}
  665. */
  666. /* Private macros ------------------------------------------------------------*/
  667. /** @defgroup SD_Private_Macros SD Private Macros
  668. * @{
  669. */
  670. /**
  671. * @}
  672. */
  673. /* Private functions prototypes ----------------------------------------------*/
  674. /** @defgroup SD_Private_Functions_Prototypes SD Private Functions Prototypes
  675. * @{
  676. */
  677. /**
  678. * @}
  679. */
  680. /* Private functions ---------------------------------------------------------*/
  681. /** @defgroup SD_Private_Functions SD Private Functions
  682. * @{
  683. */
  684. /**
  685. * @}
  686. */
  687. /**
  688. * @}
  689. */
  690. /**
  691. * @}
  692. */
  693. /**
  694. * @}
  695. */
  696. #endif /* SDMMC1 */
  697. #ifdef __cplusplus
  698. }
  699. #endif
  700. #endif /* __STM32L4xx_HAL_SD_H */
  701. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/