main.rs 8.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277
  1. #![cfg_attr(test, allow(unused_imports))]
  2. #![cfg_attr(not(test), no_std)]
  3. #![cfg_attr(not(test), no_main)]
  4. // #![feature(generic_const_exprs)]
  5. #![feature(half_open_range_patterns)]
  6. #![feature(exclusive_range_pattern)]
  7. #![allow(dead_code)]
  8. // custom panic handler
  9. #[cfg(not(test))]
  10. use core::panic::PanicInfo;
  11. use core::{cell::RefCell, ops::DerefMut};
  12. // use cortex_m::asm;
  13. use cortex_m::{interrupt::free, interrupt::Mutex, peripheral::NVIC};
  14. use cortex_m_rt::entry;
  15. // use cortex_m_semihosting::hprintln;
  16. use stm32l4xx_hal::{
  17. delay::Delay,
  18. device::I2C1,
  19. gpio::{Alternate, Edge, Input, OpenDrain, Output, PullUp, PushPull, AF4, PA3, PC15},
  20. gpio::{State, PA10, PA9},
  21. i2c::I2c,
  22. interrupt, pac,
  23. prelude::*,
  24. rcc,
  25. stm32::Interrupt,
  26. };
  27. mod ds3231;
  28. mod tusb322;
  29. mod pca9685;
  30. static FAULT_INT: Mutex<RefCell<Option<PA3<Input<PullUp>>>>> = Mutex::new(RefCell::new(None));
  31. static FAULT_LED: Mutex<RefCell<Option<PC15<Output<PushPull>>>>> = Mutex::new(RefCell::new(None));
  32. static I2C: Mutex<
  33. RefCell<
  34. Option<
  35. I2c<
  36. I2C1,
  37. (
  38. PA9<Alternate<AF4, Output<OpenDrain>>>,
  39. PA10<Alternate<AF4, Output<OpenDrain>>>,
  40. ),
  41. >,
  42. >,
  43. >,
  44. > = Mutex::new(RefCell::new(None));
  45. const DS3231_ADDR: u8 = 0x68;
  46. const TUSB322_ADDR: u8 = 0x47;
  47. const PCA9685_ADDR_1: u8 = 0x41;
  48. const PCA9685_ADDR_2: u8 = 0x42;
  49. const PCA9685_ADDR_3: u8 = 0x43;
  50. const MAP_ADDR: usize = 0;
  51. const MAP_PIN: usize = 1;
  52. static PCA9685_MAPPING: [[[u8; 2]; 10]; 4] = [
  53. [
  54. [PCA9685_ADDR_1, 8], // Tube 0 Digit 0
  55. [PCA9685_ADDR_1, 9], // Tube 0 Digit 1
  56. [PCA9685_ADDR_1, 10], // Tube 0 Digit 2
  57. [PCA9685_ADDR_1, 12], // Tube 0 Digit 3
  58. [PCA9685_ADDR_1, 15], // Tube 0 Digit 4
  59. [PCA9685_ADDR_1, 14], // Tube 0 Digit 5
  60. [PCA9685_ADDR_1, 11], // Tube 0 Digit 6
  61. [PCA9685_ADDR_1, 0], // Tube 0 Digit 7
  62. [PCA9685_ADDR_1, 1], // Tube 0 Digit 8
  63. [PCA9685_ADDR_1, 13], // Tube 0 Digit 9
  64. ],
  65. [
  66. [PCA9685_ADDR_1, 5], // Tube 1 Digit 0
  67. [PCA9685_ADDR_1, 6], // Tube 1 Digit 1
  68. [PCA9685_ADDR_1, 7], // Tube 1 Digit 2
  69. [PCA9685_ADDR_1, 2], // Tube 1 Digit 3
  70. [PCA9685_ADDR_2, 4], // Tube 1 Digit 4
  71. [PCA9685_ADDR_2, 1], // Tube 1 Digit 5
  72. [PCA9685_ADDR_1, 4], // Tube 1 Digit 6
  73. [PCA9685_ADDR_2, 2], // Tube 1 Digit 7
  74. [PCA9685_ADDR_2, 3], // Tube 1 Digit 8
  75. [PCA9685_ADDR_1, 3], // Tube 1 Digit 9
  76. ],
  77. [
  78. [PCA9685_ADDR_3, 8], // Tube 2 Digit 0
  79. [PCA9685_ADDR_3, 9], // Tube 2 Digit 1
  80. [PCA9685_ADDR_3, 10], // Tube 2 Digit 2
  81. [PCA9685_ADDR_3, 12], // Tube 2 Digit 3
  82. [PCA9685_ADDR_2, 12], // Tube 2 Digit 4
  83. [PCA9685_ADDR_2, 13], // Tube 2 Digit 5
  84. [PCA9685_ADDR_3, 11], // Tube 2 Digit 6
  85. [PCA9685_ADDR_2, 14], // Tube 2 Digit 7
  86. [PCA9685_ADDR_2, 11], // Tube 2 Digit 8
  87. [PCA9685_ADDR_3, 13], // Tube 2 Digit 9
  88. ],
  89. [
  90. [PCA9685_ADDR_3, 5], // Tube 3 Digit 0
  91. [PCA9685_ADDR_3, 6], // Tube 3 Digit 1
  92. [PCA9685_ADDR_3, 7], // Tube 3 Digit 2
  93. [PCA9685_ADDR_3, 2], // Tube 3 Digit 3
  94. [PCA9685_ADDR_3, 14], // Tube 3 Digit 4
  95. [PCA9685_ADDR_3, 15], // Tube 3 Digit 5
  96. [PCA9685_ADDR_3, 4], // Tube 3 Digit 6
  97. [PCA9685_ADDR_3, 1], // Tube 3 Digit 7
  98. [PCA9685_ADDR_3, 0], // Tube 3 Digit 8
  99. [PCA9685_ADDR_3, 3], // Tube 3 Digit 9
  100. ],
  101. ];
  102. // NewType wrapper for the
  103. // unsafe fn any_as_u8_slice<T: Sized>(p: &T) -> &[u8] {
  104. // core::slice::from_raw_parts(
  105. // (p as *const T) as *const u8,
  106. // core::mem::size_of::<T>(),
  107. // )
  108. // }
  109. // pub fn concat<T: Copy + Default, const A: usize, const B: usize>(a: &[T; A], b: &[T; B]) -> [T; A+B] {
  110. // let mut whole: [T; A+B] = [Default::default(); A+B];
  111. // let (one, two) = whole.split_at_mut(A);
  112. // one.copy_from_slice(a);
  113. // two.copy_from_slice(b);
  114. // whole
  115. // }
  116. #[cfg(not(test))]
  117. #[entry]
  118. fn main() -> ! {
  119. // Semihosting only works if debugger is connected.
  120. // See https://github.com/rust-embedded/cortex-m/issues/289
  121. // hprintln!("Hello, world!").unwrap();
  122. // Acquire a singleton instance for the chip's peripherals
  123. let mut dp = pac::Peripherals::take().unwrap();
  124. let cp = pac::CorePeripherals::take().unwrap();
  125. // Consume the raw peripheral and return a new object that implements a higher level API
  126. let mut flash = dp.FLASH.constrain();
  127. let mut rcc = dp.RCC.constrain();
  128. let mut pwr = dp.PWR.constrain(&mut rcc.apb1r1);
  129. // Configure clocks to run at maximum frequency off internal oscillator
  130. let clocks = rcc
  131. .cfgr
  132. .pll_source(rcc::PllSource::HSI16)
  133. .sysclk(80.mhz())
  134. .hclk(80.mhz())
  135. .pclk1(80.mhz())
  136. .pclk2(80.mhz())
  137. .freeze(&mut flash.acr, &mut pwr);
  138. // Split GPIO peripheral into independent pins and registers
  139. // let mut gpiob = dp.GPIOB.split(&mut rcc.ahb2);
  140. let mut gpioa = dp.GPIOA.split(&mut rcc.ahb2);
  141. let mut gpioc = dp.GPIOC.split(&mut rcc.ahb2);
  142. // Configure fault LED output on PC15
  143. let fault_led = gpioc.pc15.into_push_pull_output_with_state(
  144. &mut gpioc.moder,
  145. &mut gpioc.otyper,
  146. State::Low,
  147. );
  148. // Store fault LED in global static variable as it is accessed in interrupts
  149. free(|cs| {
  150. FAULT_LED.borrow(cs).replace(Some(fault_led));
  151. });
  152. // Configure fault input interrupt on PA3
  153. let mut fault_int = gpioa
  154. .pa3
  155. .into_pull_up_input(&mut gpioa.moder, &mut gpioa.pupdr);
  156. fault_int.make_interrupt_source(&mut dp.SYSCFG, &mut rcc.apb2);
  157. fault_int.enable_interrupt(&mut dp.EXTI);
  158. fault_int.trigger_on_edge(&mut dp.EXTI, Edge::FALLING);
  159. // Sanity check that fault pin isn't already set (active low) before enabling interrupt
  160. if fault_int.is_high().unwrap() {
  161. // Configure NVIC mask to enable interrupt source
  162. unsafe {
  163. NVIC::unmask(Interrupt::EXTI3);
  164. }
  165. // Store fault input in global static variable as it is accessed in interrupt
  166. free(|cs| {
  167. FAULT_INT.borrow(cs).replace(Some(fault_int));
  168. });
  169. } else {
  170. panic!();
  171. }
  172. // Start with HV PSU disabled (enable pin on PA2)
  173. let mut _hv_en =
  174. gpioa
  175. .pa2
  176. .into_push_pull_output_with_state(&mut gpioa.moder, &mut gpioa.otyper, State::Low);
  177. // Configure I2C SCL
  178. let scl = gpioa
  179. .pa9
  180. .into_open_drain_output(&mut gpioa.moder, &mut gpioa.otyper);
  181. let scl = scl.into_af4(&mut gpioa.moder, &mut gpioa.afrh);
  182. // Configure I2C SDA
  183. let sda = gpioa
  184. .pa10
  185. .into_open_drain_output(&mut gpioa.moder, &mut gpioa.otyper);
  186. let sda = sda.into_af4(&mut gpioa.moder, &mut gpioa.afrh);
  187. // Initialize I2C
  188. let mut i2c = I2c::i2c1(dp.I2C1, (scl, sda), 100.khz(), clocks, &mut rcc.apb1r1);
  189. tusb322::init(TUSB322_ADDR, &mut i2c);
  190. ds3231::init(DS3231_ADDR, &mut i2c);
  191. free(|cs| {
  192. I2C.borrow(cs).replace(Some(i2c));
  193. });
  194. // Configure abstract timer that operates off systick timer
  195. let mut timer = Delay::new(cp.SYST, clocks);
  196. loop {
  197. timer.delay_ms(1000_u32);
  198. set_fault_led(State::High);
  199. timer.delay_ms(1000_u32);
  200. set_fault_led(State::Low);
  201. }
  202. }
  203. fn set_fault_led(state: State) {
  204. free(|cs| {
  205. let mut led_ref = FAULT_LED.borrow(cs).borrow_mut();
  206. if let Some(ref mut led) = led_ref.deref_mut() {
  207. match state {
  208. State::High => led.set_high().unwrap(),
  209. State::Low => led.set_low().unwrap(),
  210. };
  211. }
  212. });
  213. }
  214. #[interrupt]
  215. fn EXTI3() {
  216. free(|cs| {
  217. let mut nfault_ref = FAULT_INT.borrow(cs).borrow_mut();
  218. if let Some(ref mut nfault) = nfault_ref.deref_mut() {
  219. if nfault.check_interrupt() {
  220. // hprintln!("Fault pin interrupt triggered!").unwrap();
  221. // nfault.clear_interrupt_pending_bit();
  222. panic!();
  223. }
  224. }
  225. });
  226. }
  227. #[panic_handler]
  228. #[cfg(not(test))]
  229. /// Custom panic handler
  230. fn panic(_info: &PanicInfo) -> ! {
  231. // if let Some(location) = info.location() {
  232. // hprintln!(
  233. // "Panic in file '{}' at line {}",
  234. // location.file(),
  235. // location.line()
  236. // )
  237. // .unwrap();
  238. // } else {
  239. // hprintln!("Panic'd!").unwrap();
  240. // }
  241. set_fault_led(State::High);
  242. loop {
  243. continue;
  244. }
  245. }