123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379 |
- /**
- ******************************************************************************
- * @file stm32l4xx_hal_dsi.c
- * @author MCD Application Team
- * @brief DSI HAL module driver.
- * This file provides firmware functions to manage the following
- * functionalities of the DSI peripheral:
- * + Initialization and de-initialization functions
- * + IO operation functions
- * + Peripheral Control functions
- * + Peripheral State and Errors functions
- ******************************************************************************
- * @attention
- *
- * <h2><center>© COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
- *
- * Redistribution and use in source and binary forms, with or without modification,
- * are permitted provided that the following conditions are met:
- * 1. Redistributions of source code must retain the above copyright notice,
- * this list of conditions and the following disclaimer.
- * 2. Redistributions in binary form must reproduce the above copyright notice,
- * this list of conditions and the following disclaimer in the documentation
- * and/or other materials provided with the distribution.
- * 3. Neither the name of STMicroelectronics nor the names of its contributors
- * may be used to endorse or promote products derived from this software
- * without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
- * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
- * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
- * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
- * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
- * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
- * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
- * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
- * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- ******************************************************************************
- */
- /* Includes ------------------------------------------------------------------*/
- #include "stm32l4xx_hal.h"
- /** @addtogroup STM32L4xx_HAL_Driver
- * @{
- */
- #ifdef HAL_DSI_MODULE_ENABLED
- #if defined(DSI)
- /** @addtogroup DSI
- * @{
- */
- /* Private types -------------------------------------------------------------*/
- /* Private defines -----------------------------------------------------------*/
- /** @addtogroup DSI_Private_Constants
- * @{
- */
- #define DSI_TIMEOUT_VALUE ((uint32_t)1000U) /* 1s */
- #define DSI_ERROR_ACK_MASK (DSI_ISR0_AE0 | DSI_ISR0_AE1 | DSI_ISR0_AE2 | DSI_ISR0_AE3 | \
- DSI_ISR0_AE4 | DSI_ISR0_AE5 | DSI_ISR0_AE6 | DSI_ISR0_AE7 | \
- DSI_ISR0_AE8 | DSI_ISR0_AE9 | DSI_ISR0_AE10 | DSI_ISR0_AE11 | \
- DSI_ISR0_AE12 | DSI_ISR0_AE13 | DSI_ISR0_AE14 | DSI_ISR0_AE15)
- #define DSI_ERROR_PHY_MASK (DSI_ISR0_PE0 | DSI_ISR0_PE1 | DSI_ISR0_PE2 | DSI_ISR0_PE3 | DSI_ISR0_PE4)
- #define DSI_ERROR_TX_MASK DSI_ISR1_TOHSTX
- #define DSI_ERROR_RX_MASK DSI_ISR1_TOLPRX
- #define DSI_ERROR_ECC_MASK (DSI_ISR1_ECCSE | DSI_ISR1_ECCME)
- #define DSI_ERROR_CRC_MASK DSI_ISR1_CRCE
- #define DSI_ERROR_PSE_MASK DSI_ISR1_PSE
- #define DSI_ERROR_EOT_MASK DSI_ISR1_EOTPE
- #define DSI_ERROR_OVF_MASK DSI_ISR1_LPWRE
- #define DSI_ERROR_GEN_MASK (DSI_ISR1_GCWRE | DSI_ISR1_GPWRE | DSI_ISR1_GPTXE | DSI_ISR1_GPRDE | DSI_ISR1_GPRXE)
- /**
- * @}
- */
- /* Private variables ---------------------------------------------------------*/
- /* Private constants ---------------------------------------------------------*/
- /* Private macros ------------------------------------------------------------*/
- /* Private function prototypes -----------------------------------------------*/
- static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx, uint32_t ChannelID, uint32_t DataType, uint32_t Data0, uint32_t Data1);
- /* Private functions ---------------------------------------------------------*/
- /**
- * @brief Generic DSI packet header configuration
- * @param DSIx: Pointer to DSI register base
- * @param ChannelID: Virtual channel ID of the header packet
- * @param DataType: Packet data type of the header packet
- * This parameter can be any value of :
- * @ref DSI_SHORT_WRITE_PKT_Data_Type
- * or @ref DSI_LONG_WRITE_PKT_Data_Type
- * or @ref DSI_SHORT_READ_PKT_Data_Type
- * or DSI_MAX_RETURN_PKT_SIZE
- * @param Data0: Word count LSB
- * @param Data1: Word count MSB
- * @retval None
- */
- static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
- uint32_t ChannelID,
- uint32_t DataType,
- uint32_t Data0,
- uint32_t Data1)
- {
- /* Update the DSI packet header with new information */
- DSIx->GHCR = (DataType | (ChannelID<<6U) | (Data0<<8U) | (Data1<<16U));
- }
- /* Exported functions --------------------------------------------------------*/
- /** @addtogroup DSI_Exported_Functions
- * @{
- */
- /** @defgroup DSI_Group1 Initialization and Configuration functions
- * @brief Initialization and Configuration functions
- *
- @verbatim
- ===============================================================================
- ##### Initialization and Configuration functions #####
- ===============================================================================
- [..] This section provides functions allowing to:
- (+) Initialize and configure the DSI
- (+) De-initialize the DSI
- @endverbatim
- * @{
- */
- /**
- * @brief Initializes the DSI according to the specified
- * parameters in the DSI_InitTypeDef and create the associated handle.
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param PLLInit: pointer to a DSI_PLLInitTypeDef structure that contains
- * the PLL Clock structure definition for the DSI.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
- {
- uint32_t tickstart;
- uint32_t unitIntervalx4;
- uint32_t tempIDF;
- /* Check the DSI handle allocation */
- if(hdsi == NULL)
- {
- return HAL_ERROR;
- }
- /* Check function parameters */
- assert_param(IS_DSI_PLL_NDIV(PLLInit->PLLNDIV));
- assert_param(IS_DSI_PLL_IDF(PLLInit->PLLIDF));
- assert_param(IS_DSI_PLL_ODF(PLLInit->PLLODF));
- assert_param(IS_DSI_AUTO_CLKLANE_CONTROL(hdsi->Init.AutomaticClockLaneControl));
- assert_param(IS_DSI_NUMBER_OF_LANES(hdsi->Init.NumberOfLanes));
- if(hdsi->State == HAL_DSI_STATE_RESET)
- {
- /* Initialize the low level hardware */
- HAL_DSI_MspInit(hdsi);
- }
- /* Change DSI peripheral state */
- hdsi->State = HAL_DSI_STATE_BUSY;
- /**************** Turn on the regulator and enable the DSI PLL ****************/
- /* Enable the regulator */
- __HAL_DSI_REG_ENABLE(hdsi);
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Wait until the regulator is ready */
- while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == RESET)
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- return HAL_TIMEOUT;
- }
- }
- /* Set the PLL division factors */
- hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
- hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV)<<2U) | ((PLLInit->PLLIDF)<<11U) | ((PLLInit->PLLODF)<<16U));
- /* Enable the DSI PLL */
- __HAL_DSI_PLL_ENABLE(hdsi);
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Wait for the lock of the PLL */
- while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == RESET)
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- return HAL_TIMEOUT;
- }
- }
- /*************************** Set the PHY parameters ***************************/
- /* D-PHY clock and digital enable*/
- hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
- /* Clock lane configuration */
- hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
- hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
- /* Configure the number of active data lanes */
- hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
- hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
- /************************ Set the DSI clock parameters ************************/
- /* Set the TX escape clock division factor */
- hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
- hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
- /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
- /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 ) */
- /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF) */
- tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
- unitIntervalx4 = (4000000U * tempIDF * (1U << PLLInit->PLLODF)) / ((HSE_VALUE/1000U) * PLLInit->PLLNDIV);
- /* Set the bit period in high-speed mode */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
- hdsi->Instance->WPCR[0U] |= unitIntervalx4;
- /****************************** Error management *****************************/
- /* Disable all error interrupts and reset the Error Mask */
- hdsi->Instance->IER[0U] = 0U;
- hdsi->Instance->IER[1U] = 0U;
- hdsi->ErrorMsk = 0U;
- /* Initialise the error code */
- hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
- /* Initialize the DSI state*/
- hdsi->State = HAL_DSI_STATE_READY;
- return HAL_OK;
- }
- /**
- * @brief De-initializes the DSI peripheral registers to their default reset
- * values.
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
- {
- /* Check the DSI handle allocation */
- if(hdsi == NULL)
- {
- return HAL_ERROR;
- }
- /* Change DSI peripheral state */
- hdsi->State = HAL_DSI_STATE_BUSY;
- /* Disable the DSI wrapper */
- __HAL_DSI_WRAPPER_DISABLE(hdsi);
- /* Disable the DSI host */
- __HAL_DSI_DISABLE(hdsi);
- /* D-PHY clock and digital disable */
- hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
- /* Turn off the DSI PLL */
- __HAL_DSI_PLL_DISABLE(hdsi);
- /* Disable the regulator */
- __HAL_DSI_REG_DISABLE(hdsi);
- /* DeInit the low level hardware */
- HAL_DSI_MspDeInit(hdsi);
- /* Initialise the error code */
- hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
- /* Initialize the DSI state*/
- hdsi->State = HAL_DSI_STATE_RESET;
- /* Release Lock */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Enable the error monitor flags
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param ActiveErrors: indicates which error interrupts will be enabled.
- * This parameter can be any combination of @ref DSI_Error_Data_Type.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_ConfigErrorMonitor(DSI_HandleTypeDef *hdsi, uint32_t ActiveErrors)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- hdsi->Instance->IER[0U] = 0U;
- hdsi->Instance->IER[1U] = 0U;
- /* Store active errors to the handle */
- hdsi->ErrorMsk = ActiveErrors;
- if((ActiveErrors & HAL_DSI_ERROR_ACK) != RESET)
- {
- /* Enable the interrupt generation on selected errors */
- hdsi->Instance->IER[0U] |= DSI_ERROR_ACK_MASK;
- }
- if((ActiveErrors & HAL_DSI_ERROR_PHY) != RESET)
- {
- /* Enable the interrupt generation on selected errors */
- hdsi->Instance->IER[0U] |= DSI_ERROR_PHY_MASK;
- }
- if((ActiveErrors & HAL_DSI_ERROR_TX) != RESET)
- {
- /* Enable the interrupt generation on selected errors */
- hdsi->Instance->IER[1U] |= DSI_ERROR_TX_MASK;
- }
- if((ActiveErrors & HAL_DSI_ERROR_RX) != RESET)
- {
- /* Enable the interrupt generation on selected errors */
- hdsi->Instance->IER[1U] |= DSI_ERROR_RX_MASK;
- }
- if((ActiveErrors & HAL_DSI_ERROR_ECC) != RESET)
- {
- /* Enable the interrupt generation on selected errors */
- hdsi->Instance->IER[1U] |= DSI_ERROR_ECC_MASK;
- }
- if((ActiveErrors & HAL_DSI_ERROR_CRC) != RESET)
- {
- /* Enable the interrupt generation on selected errors */
- hdsi->Instance->IER[1U] |= DSI_ERROR_CRC_MASK;
- }
- if((ActiveErrors & HAL_DSI_ERROR_PSE) != RESET)
- {
- /* Enable the interrupt generation on selected errors */
- hdsi->Instance->IER[1U] |= DSI_ERROR_PSE_MASK;
- }
- if((ActiveErrors & HAL_DSI_ERROR_EOT) != RESET)
- {
- /* Enable the interrupt generation on selected errors */
- hdsi->Instance->IER[1U] |= DSI_ERROR_EOT_MASK;
- }
- if((ActiveErrors & HAL_DSI_ERROR_OVF) != RESET)
- {
- /* Enable the interrupt generation on selected errors */
- hdsi->Instance->IER[1U] |= DSI_ERROR_OVF_MASK;
- }
- if((ActiveErrors & HAL_DSI_ERROR_GEN) != RESET)
- {
- /* Enable the interrupt generation on selected errors */
- hdsi->Instance->IER[1U] |= DSI_ERROR_GEN_MASK;
- }
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Initializes the DSI MSP.
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval None
- */
- __weak void HAL_DSI_MspInit(DSI_HandleTypeDef* hdsi)
- {
- /* Prevent unused argument(s) compilation warning */
- UNUSED(hdsi);
- /* NOTE : This function Should not be modified, when the callback is needed,
- the HAL_DSI_MspInit could be implemented in the user file
- */
- }
- /**
- * @brief De-initializes the DSI MSP.
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval None
- */
- __weak void HAL_DSI_MspDeInit(DSI_HandleTypeDef* hdsi)
- {
- /* Prevent unused argument(s) compilation warning */
- UNUSED(hdsi);
- /* NOTE : This function Should not be modified, when the callback is needed,
- the HAL_DSI_MspDeInit could be implemented in the user file
- */
- }
- /**
- * @}
- */
- /** @defgroup DSI_Group2 IO operation functions
- * @brief IO operation functions
- *
- @verbatim
- ===============================================================================
- ##### IO operation functions #####
- ===============================================================================
- [..] This section provides function allowing to:
- (+) Handle DSI interrupt request
- @endverbatim
- * @{
- */
- /**
- * @brief Handles DSI interrupt request.
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval HAL status
- */
- void HAL_DSI_IRQHandler(DSI_HandleTypeDef *hdsi)
- {
- uint32_t ErrorStatus0, ErrorStatus1;
- /* Tearing Effect Interrupt management ***************************************/
- if(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_TE) != RESET)
- {
- if(__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_TE) != RESET)
- {
- /* Clear the Tearing Effect Interrupt Flag */
- __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_TE);
- /* Tearing Effect Callback */
- HAL_DSI_TearingEffectCallback(hdsi);
- }
- }
- /* End of Refresh Interrupt management ***************************************/
- if(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_ER) != RESET)
- {
- if(__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_ER) != RESET)
- {
- /* Clear the End of Refresh Interrupt Flag */
- __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_ER);
- /* End of Refresh Callback */
- HAL_DSI_EndOfRefreshCallback(hdsi);
- }
- }
- /* Error Interrupts management ***********************************************/
- if(hdsi->ErrorMsk != 0U)
- {
- ErrorStatus0 = hdsi->Instance->ISR[0U];
- ErrorStatus0 &= hdsi->Instance->IER[0U];
- ErrorStatus1 = hdsi->Instance->ISR[1U];
- ErrorStatus1 &= hdsi->Instance->IER[1U];
- if((ErrorStatus0 & DSI_ERROR_ACK_MASK) != RESET)
- {
- hdsi->ErrorCode |= HAL_DSI_ERROR_ACK;
- }
- if((ErrorStatus0 & DSI_ERROR_PHY_MASK) != RESET)
- {
- hdsi->ErrorCode |= HAL_DSI_ERROR_PHY;
- }
- if((ErrorStatus1 & DSI_ERROR_TX_MASK) != RESET)
- {
- hdsi->ErrorCode |= HAL_DSI_ERROR_TX;
- }
- if((ErrorStatus1 & DSI_ERROR_RX_MASK) != RESET)
- {
- hdsi->ErrorCode |= HAL_DSI_ERROR_RX;
- }
- if((ErrorStatus1 & DSI_ERROR_ECC_MASK) != RESET)
- {
- hdsi->ErrorCode |= HAL_DSI_ERROR_ECC;
- }
- if((ErrorStatus1 & DSI_ERROR_CRC_MASK) != RESET)
- {
- hdsi->ErrorCode |= HAL_DSI_ERROR_CRC;
- }
- if((ErrorStatus1 & DSI_ERROR_PSE_MASK) != RESET)
- {
- hdsi->ErrorCode |= HAL_DSI_ERROR_PSE;
- }
- if((ErrorStatus1 & DSI_ERROR_EOT_MASK) != RESET)
- {
- hdsi->ErrorCode |= HAL_DSI_ERROR_EOT;
- }
- if((ErrorStatus1 & DSI_ERROR_OVF_MASK) != RESET)
- {
- hdsi->ErrorCode |= HAL_DSI_ERROR_OVF;
- }
- if((ErrorStatus1 & DSI_ERROR_GEN_MASK) != RESET)
- {
- hdsi->ErrorCode |= HAL_DSI_ERROR_GEN;
- }
- /* Check only selected errors */
- if(hdsi->ErrorCode != HAL_DSI_ERROR_NONE)
- {
- /* DSI error interrupt user callback */
- HAL_DSI_ErrorCallback(hdsi);
- }
- }
- }
- /**
- * @brief Tearing Effect DSI callback.
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval None
- */
- __weak void HAL_DSI_TearingEffectCallback(DSI_HandleTypeDef *hdsi)
- {
- /* Prevent unused argument(s) compilation warning */
- UNUSED(hdsi);
- /* NOTE : This function Should not be modified, when the callback is needed,
- the HAL_DSI_TearingEffectCallback could be implemented in the user file
- */
- }
- /**
- * @brief End of Refresh DSI callback.
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval None
- */
- __weak void HAL_DSI_EndOfRefreshCallback(DSI_HandleTypeDef *hdsi)
- {
- /* Prevent unused argument(s) compilation warning */
- UNUSED(hdsi);
- /* NOTE : This function Should not be modified, when the callback is needed,
- the HAL_DSI_EndOfRefreshCallback could be implemented in the user file
- */
- }
- /**
- * @brief Operation Error DSI callback.
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval None
- */
- __weak void HAL_DSI_ErrorCallback(DSI_HandleTypeDef *hdsi)
- {
- /* Prevent unused argument(s) compilation warning */
- UNUSED(hdsi);
- /* NOTE : This function Should not be modified, when the callback is needed,
- the HAL_DSI_ErrorCallback could be implemented in the user file
- */
- }
- /**
- * @}
- */
- /** @defgroup DSI_Group3 Peripheral Control functions
- * @brief Peripheral Control functions
- *
- @verbatim
- ===============================================================================
- ##### Peripheral Control functions #####
- ===============================================================================
- [..] This section provides functions allowing to:
- (+) Configure the Generic interface read-back Virtual Channel ID
- (+) Select video mode and configure the corresponding parameters
- (+) Configure command transmission mode: High-speed or Low-power
- (+) Configure the flow control
- (+) Configure the DSI PHY timer
- (+) Configure the DSI HOST timeout
- (+) Configure the DSI HOST timeout
- (+) Start/Stop the DSI module
- (+) Refresh the display in command mode
- (+) Controls the display color mode in Video mode
- (+) Control the display shutdown in Video mode
- (+) write short DCS or short Generic command
- (+) write long DCS or long Generic command
- (+) Read command (DCS or generic)
- (+) Enter/Exit the Ultra Low Power Mode on data only (D-PHY PLL running)
- (+) Enter/Exit the Ultra Low Power Mode on data only and clock (D-PHY PLL turned off)
- (+) Start/Stop test pattern generation
- (+) Slew-Rate And Delay Tuning
- (+) Low-Power Reception Filter Tuning
- (+) Activate an additional current path on all lanes to meet the SDDTx parameter
- (+) Custom lane pins configuration
- (+) Set custom timing for the PHY
- (+) Force the Clock/Data Lane in TX Stop Mode
- (+) Force LP Receiver in Low-Power Mode
- (+) Force Data Lanes in RX Mode after a BTA
- (+) Enable a pull-down on the lanes to prevent from floating states when unused
- (+) Switch off the contention detection on data lanes
- @endverbatim
- * @{
- */
- /**
- * @brief Configure the Generic interface read-back Virtual Channel ID.
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param VirtualChannelID: Virtual channel ID
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_SetGenericVCID(DSI_HandleTypeDef *hdsi, uint32_t VirtualChannelID)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Update the GVCID register */
- hdsi->Instance->GVCIDR &= ~DSI_GVCIDR_VCID;
- hdsi->Instance->GVCIDR |= VirtualChannelID;
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Select video mode and configure the corresponding parameters
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param VidCfg: pointer to a DSI_VidCfgTypeDef structure that contains
- * the DSI video mode configuration parameters
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check the parameters */
- assert_param(IS_DSI_COLOR_CODING(VidCfg->ColorCoding));
- assert_param(IS_DSI_VIDEO_MODE_TYPE(VidCfg->Mode));
- assert_param(IS_DSI_LP_COMMAND(VidCfg->LPCommandEnable));
- assert_param(IS_DSI_LP_HFP(VidCfg->LPHorizontalFrontPorchEnable));
- assert_param(IS_DSI_LP_HBP(VidCfg->LPHorizontalBackPorchEnable));
- assert_param(IS_DSI_LP_VACTIVE(VidCfg->LPVerticalActiveEnable));
- assert_param(IS_DSI_LP_VFP(VidCfg->LPVerticalFrontPorchEnable));
- assert_param(IS_DSI_LP_VBP(VidCfg->LPVerticalBackPorchEnable));
- assert_param(IS_DSI_LP_VSYNC(VidCfg->LPVerticalSyncActiveEnable));
- assert_param(IS_DSI_FBTAA(VidCfg->FrameBTAAcknowledgeEnable));
- assert_param(IS_DSI_DE_POLARITY(VidCfg->DEPolarity));
- assert_param(IS_DSI_VSYNC_POLARITY(VidCfg->VSPolarity));
- assert_param(IS_DSI_HSYNC_POLARITY(VidCfg->HSPolarity));
- /* Check the LooselyPacked variant only in 18-bit mode */
- if(VidCfg->ColorCoding == DSI_RGB666)
- {
- assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
- }
- /* Select video mode by resetting CMDM and DSIM bits */
- hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
- hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
- /* Configure the video mode transmission type */
- hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
- hdsi->Instance->VMCR |= VidCfg->Mode;
- /* Configure the video packet size */
- hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
- hdsi->Instance->VPCR |= VidCfg->PacketSize;
- /* Set the chunks number to be transmitted through the DSI link */
- hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
- hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
- /* Set the size of the null packet */
- hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
- hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
- /* Select the virtual channel for the LTDC interface traffic */
- hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
- hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
- /* Configure the polarity of control signals */
- hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
- hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
- /* Select the color coding for the host */
- hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
- hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
- /* Select the color coding for the wrapper */
- hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
- hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding)<<1U);
- /* Enable/disable the loosely packed variant to 18-bit configuration */
- if(VidCfg->ColorCoding == DSI_RGB666)
- {
- hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
- hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
- }
- /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
- hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
- hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
- /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
- hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
- hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
- /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
- hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
- hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
- /* Set the Vertical Synchronization Active (VSA) */
- hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
- hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
- /* Set the Vertical Back Porch (VBP)*/
- hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
- hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
- /* Set the Vertical Front Porch (VFP)*/
- hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
- hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
- /* Set the Vertical Active period*/
- hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
- hdsi->Instance->VVACR |= VidCfg->VerticalActive;
- /* Configure the command transmission mode */
- hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
- hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
- /* Low power largest packet size */
- hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
- hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize)<<16U);
- /* Low power VACT largest packet size */
- hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
- hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
- /* Enable LP transition in HFP period */
- hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
- hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
- /* Enable LP transition in HBP period */
- hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
- hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
- /* Enable LP transition in VACT period */
- hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
- hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
- /* Enable LP transition in VFP period */
- hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
- hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
- /* Enable LP transition in VBP period */
- hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
- hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
- /* Enable LP transition in vertical sync period */
- hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
- hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
- /* Enable the request for an acknowledge response at the end of a frame */
- hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
- hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Select adapted command mode and configure the corresponding parameters
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param CmdCfg: pointer to a DSI_CmdCfgTypeDef structure that contains
- * the DSI command mode configuration parameters
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_ConfigAdaptedCommandMode(DSI_HandleTypeDef *hdsi, DSI_CmdCfgTypeDef *CmdCfg)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check the parameters */
- assert_param(IS_DSI_COLOR_CODING(CmdCfg->ColorCoding));
- assert_param(IS_DSI_TE_SOURCE(CmdCfg->TearingEffectSource));
- assert_param(IS_DSI_TE_POLARITY(CmdCfg->TearingEffectPolarity));
- assert_param(IS_DSI_AUTOMATIC_REFRESH(CmdCfg->AutomaticRefresh));
- assert_param(IS_DSI_VS_POLARITY(CmdCfg->VSyncPol));
- assert_param(IS_DSI_TE_ACK_REQUEST(CmdCfg->TEAcknowledgeRequest));
- assert_param(IS_DSI_DE_POLARITY(CmdCfg->DEPolarity));
- assert_param(IS_DSI_VSYNC_POLARITY(CmdCfg->VSPolarity));
- assert_param(IS_DSI_HSYNC_POLARITY(CmdCfg->HSPolarity));
- /* Select command mode by setting CMDM and DSIM bits */
- hdsi->Instance->MCR |= DSI_MCR_CMDM;
- hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
- hdsi->Instance->WCFGR |= DSI_WCFGR_DSIM;
- /* Select the virtual channel for the LTDC interface traffic */
- hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
- hdsi->Instance->LVCIDR |= CmdCfg->VirtualChannelID;
- /* Configure the polarity of control signals */
- hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
- hdsi->Instance->LPCR |= (CmdCfg->DEPolarity | CmdCfg->VSPolarity | CmdCfg->HSPolarity);
- /* Select the color coding for the host */
- hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
- hdsi->Instance->LCOLCR |= CmdCfg->ColorCoding;
- /* Select the color coding for the wrapper */
- hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
- hdsi->Instance->WCFGR |= ((CmdCfg->ColorCoding)<<1U);
- /* Configure the maximum allowed size for write memory command */
- hdsi->Instance->LCCR &= ~DSI_LCCR_CMDSIZE;
- hdsi->Instance->LCCR |= CmdCfg->CommandSize;
- /* Configure the tearing effect source and polarity and select the refresh mode */
- hdsi->Instance->WCFGR &= ~(DSI_WCFGR_TESRC | DSI_WCFGR_TEPOL | DSI_WCFGR_AR | DSI_WCFGR_VSPOL);
- hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh | CmdCfg->VSyncPol);
- /* Configure the tearing effect acknowledge request */
- hdsi->Instance->CMCR &= ~DSI_CMCR_TEARE;
- hdsi->Instance->CMCR |= CmdCfg->TEAcknowledgeRequest;
- /* Enable the Tearing Effect interrupt */
- __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_TE);
- /* Enable the End of Refresh interrupt */
- __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_ER);
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Configure command transmission mode: High-speed or Low-power
- * and enable/disable acknowledge request after packet transmission
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param LPCmd: pointer to a DSI_LPCmdTypeDef structure that contains
- * the DSI command transmission mode configuration parameters
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_ConfigCommand(DSI_HandleTypeDef *hdsi, DSI_LPCmdTypeDef *LPCmd)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- assert_param(IS_DSI_LP_GSW0P(LPCmd->LPGenShortWriteNoP));
- assert_param(IS_DSI_LP_GSW1P(LPCmd->LPGenShortWriteOneP));
- assert_param(IS_DSI_LP_GSW2P(LPCmd->LPGenShortWriteTwoP));
- assert_param(IS_DSI_LP_GSR0P(LPCmd->LPGenShortReadNoP));
- assert_param(IS_DSI_LP_GSR1P(LPCmd->LPGenShortReadOneP));
- assert_param(IS_DSI_LP_GSR2P(LPCmd->LPGenShortReadTwoP));
- assert_param(IS_DSI_LP_GLW(LPCmd->LPGenLongWrite));
- assert_param(IS_DSI_LP_DSW0P(LPCmd->LPDcsShortWriteNoP));
- assert_param(IS_DSI_LP_DSW1P(LPCmd->LPDcsShortWriteOneP));
- assert_param(IS_DSI_LP_DSR0P(LPCmd->LPDcsShortReadNoP));
- assert_param(IS_DSI_LP_DLW(LPCmd->LPDcsLongWrite));
- assert_param(IS_DSI_LP_MRDP(LPCmd->LPMaxReadPacket));
- assert_param(IS_DSI_ACK_REQUEST(LPCmd->AcknowledgeRequest));
- /* Select High-speed or Low-power for command transmission */
- hdsi->Instance->CMCR &= ~(DSI_CMCR_GSW0TX |\
- DSI_CMCR_GSW1TX |\
- DSI_CMCR_GSW2TX |\
- DSI_CMCR_GSR0TX |\
- DSI_CMCR_GSR1TX |\
- DSI_CMCR_GSR2TX |\
- DSI_CMCR_GLWTX |\
- DSI_CMCR_DSW0TX |\
- DSI_CMCR_DSW1TX |\
- DSI_CMCR_DSR0TX |\
- DSI_CMCR_DLWTX |\
- DSI_CMCR_MRDPS);
- hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP |\
- LPCmd->LPGenShortWriteOneP |\
- LPCmd->LPGenShortWriteTwoP |\
- LPCmd->LPGenShortReadNoP |\
- LPCmd->LPGenShortReadOneP |\
- LPCmd->LPGenShortReadTwoP |\
- LPCmd->LPGenLongWrite |\
- LPCmd->LPDcsShortWriteNoP |\
- LPCmd->LPDcsShortWriteOneP |\
- LPCmd->LPDcsShortReadNoP |\
- LPCmd->LPDcsLongWrite |\
- LPCmd->LPMaxReadPacket);
- /* Configure the acknowledge request after each packet transmission */
- hdsi->Instance->CMCR &= ~DSI_CMCR_ARE;
- hdsi->Instance->CMCR |= LPCmd->AcknowledgeRequest;
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Configure the flow control parameters
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param FlowControl: flow control feature(s) to be enabled.
- * This parameter can be any combination of @ref DSI_FlowControl.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check the parameters */
- assert_param(IS_DSI_FLOW_CONTROL(FlowControl));
- /* Set the DSI Host Protocol Configuration Register */
- hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
- hdsi->Instance->PCR |= FlowControl;
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Configure the DSI PHY timer parameters
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param PhyTimers: DSI_PHY_TimerTypeDef structure that contains
- * the DSI PHY timing parameters
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
- {
- uint32_t maxTime;
- /* Process locked */
- __HAL_LOCK(hdsi);
- maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime)? PhyTimers->ClockLaneLP2HSTime: PhyTimers->ClockLaneHS2LPTime;
- /* Clock lane timer configuration */
- /* In Automatic Clock Lane control mode, the DSI Host can turn off the clock lane between two
- High-Speed transmission.
- To do so, the DSI Host calculates the time required for the clock lane to change from HighSpeed
- to Low-Power and from Low-Power to High-Speed.
- This timings are configured by the HS2LP_TIME and LP2HS_TIME in the DSI Host Clock Lane Timer Configuration Register (DSI_CLTCR).
- But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.
- Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
- */
- hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
- hdsi->Instance->CLTCR |= (maxTime | ((maxTime)<<16U));
- /* Data lane timer configuration */
- hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
- hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime)<<16U) | ((PhyTimers->DataLaneHS2LPTime)<<24U));
- /* Configure the wait period to request HS transmission after a stop state */
- hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
- hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime)<<8U);
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Configure the DSI HOST timeout parameters
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param HostTimeouts: DSI_HOST_TimeoutTypeDef structure that contains
- * the DSI host timeout parameters
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_ConfigHostTimeouts(DSI_HandleTypeDef *hdsi, DSI_HOST_TimeoutTypeDef *HostTimeouts)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Set the timeout clock division factor */
- hdsi->Instance->CCR &= ~DSI_CCR_TOCKDIV;
- hdsi->Instance->CCR |= ((HostTimeouts->TimeoutCkdiv)<<8U);
- /* High-speed transmission timeout */
- hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_HSTX_TOCNT;
- hdsi->Instance->TCCR[0U] |= ((HostTimeouts->HighSpeedTransmissionTimeout)<<16U);
- /* Low-power reception timeout */
- hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_LPRX_TOCNT;
- hdsi->Instance->TCCR[0U] |= HostTimeouts->LowPowerReceptionTimeout;
- /* High-speed read timeout */
- hdsi->Instance->TCCR[1U] &= ~DSI_TCCR1_HSRD_TOCNT;
- hdsi->Instance->TCCR[1U] |= HostTimeouts->HighSpeedReadTimeout;
- /* Low-power read timeout */
- hdsi->Instance->TCCR[2U] &= ~DSI_TCCR2_LPRD_TOCNT;
- hdsi->Instance->TCCR[2U] |= HostTimeouts->LowPowerReadTimeout;
- /* High-speed write timeout */
- hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_HSWR_TOCNT;
- hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWriteTimeout;
- /* High-speed write presp mode */
- hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_PM;
- hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWritePrespMode;
- /* Low-speed write timeout */
- hdsi->Instance->TCCR[4U] &= ~DSI_TCCR4_LPWR_TOCNT;
- hdsi->Instance->TCCR[4U] |= HostTimeouts->LowPowerWriteTimeout;
- /* BTA timeout */
- hdsi->Instance->TCCR[5U] &= ~DSI_TCCR5_BTA_TOCNT;
- hdsi->Instance->TCCR[5U] |= HostTimeouts->BTATimeout;
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Start the DSI module
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Enable the DSI host */
- __HAL_DSI_ENABLE(hdsi);
- /* Enable the DSI wrapper */
- __HAL_DSI_WRAPPER_ENABLE(hdsi);
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Stop the DSI module
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_Stop(DSI_HandleTypeDef *hdsi)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Disable the DSI host */
- __HAL_DSI_DISABLE(hdsi);
- /* Disable the DSI wrapper */
- __HAL_DSI_WRAPPER_DISABLE(hdsi);
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Refresh the display in command mode
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_Refresh(DSI_HandleTypeDef *hdsi)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Update the display */
- hdsi->Instance->WCR |= DSI_WCR_LTDCEN;
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Controls the display color mode in Video mode
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param ColorMode: Color mode (full or 8-colors).
- * This parameter can be any value of @ref DSI_Color_Mode
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_ColorMode(DSI_HandleTypeDef *hdsi, uint32_t ColorMode)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check the parameters */
- assert_param(IS_DSI_COLOR_MODE(ColorMode));
- /* Update the display color mode */
- hdsi->Instance->WCR &= ~DSI_WCR_COLM;
- hdsi->Instance->WCR |= ColorMode;
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Control the display shutdown in Video mode
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param Shutdown: Shut-down (Display-ON or Display-OFF).
- * This parameter can be any value of @ref DSI_ShutDown
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_Shutdown(DSI_HandleTypeDef *hdsi, uint32_t Shutdown)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check the parameters */
- assert_param(IS_DSI_SHUT_DOWN(Shutdown));
- /* Update the display Shutdown */
- hdsi->Instance->WCR &= ~DSI_WCR_SHTDN;
- hdsi->Instance->WCR |= Shutdown;
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief write short DCS or short Generic command
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param ChannelID: Virtual channel ID.
- * @param Mode: DSI short packet data type.
- * This parameter can be any value of @ref DSI_SHORT_WRITE_PKT_Data_Type.
- * @param Param1: DSC command or first generic parameter.
- * This parameter can be any value of @ref DSI_DCS_Command or a
- * generic command code.
- * @param Param2: DSC parameter or second generic parameter.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
- uint32_t ChannelID,
- uint32_t Mode,
- uint32_t Param1,
- uint32_t Param2)
- {
- uint32_t tickstart;
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check the parameters */
- assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Wait for Command FIFO Empty */
- while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_TIMEOUT;
- }
- }
- /* Configure the packet to send a short DCS command with 0 or 1 parameter */
- DSI_ConfigPacketHeader(hdsi->Instance,
- ChannelID,
- Mode,
- Param1,
- Param2);
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief write long DCS or long Generic command
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param ChannelID: Virtual channel ID.
- * @param Mode: DSI long packet data type.
- * This parameter can be any value of @ref DSI_LONG_WRITE_PKT_Data_Type.
- * @param NbParams: Number of parameters.
- * @param Param1: DSC command or first generic parameter.
- * This parameter can be any value of @ref DSI_DCS_Command or a
- * generic command code
- * @param ParametersTable: Pointer to parameter values table.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_LongWrite(DSI_HandleTypeDef *hdsi,
- uint32_t ChannelID,
- uint32_t Mode,
- uint32_t NbParams,
- uint32_t Param1,
- uint8_t* ParametersTable)
- {
- uint32_t uicounter, nbBytes, count;
- uint32_t tickstart;
- uint32_t fifoword;
- uint8_t* pparams = ParametersTable;
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check the parameters */
- assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Wait for Command FIFO Empty */
- while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == RESET)
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_TIMEOUT;
- }
- }
- /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
- fifoword = Param1;
- nbBytes = (NbParams < 3U) ? NbParams : 3U;
- for(count = 0U; count < nbBytes; count++)
- {
- fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U*count)));
- }
- hdsi->Instance->GPDR = fifoword;
- uicounter = NbParams - nbBytes;
- pparams += nbBytes;
- /* Set the Next parameters on the write FIFO command*/
- while(uicounter != 0U)
- {
- nbBytes = (uicounter < 4U) ? uicounter : 4U;
- fifoword = 0U;
- for(count = 0U; count < nbBytes; count++)
- {
- fifoword |= (((uint32_t)(*(pparams + count))) << (8U*count));
- }
- hdsi->Instance->GPDR = fifoword;
- uicounter -= nbBytes;
- pparams += nbBytes;
- }
- /* Configure the packet to send a long DCS command */
- DSI_ConfigPacketHeader(hdsi->Instance,
- ChannelID,
- Mode,
- ((NbParams+1U)&0x00FFU),
- (((NbParams+1U)&0xFF00U)>>8U));
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Read command (DCS or generic)
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param ChannelNbr: Virtual channel ID
- * @param Array: pointer to a buffer to store the payload of a read back operation.
- * @param Size: Data size to be read (in byte).
- * @param Mode: DSI read packet data type.
- * This parameter can be any value of @ref DSI_SHORT_READ_PKT_Data_Type.
- * @param DCSCmd: DCS get/read command.
- * @param ParametersTable: Pointer to parameter values table.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_Read(DSI_HandleTypeDef *hdsi,
- uint32_t ChannelNbr,
- uint8_t* Array,
- uint32_t Size,
- uint32_t Mode,
- uint32_t DCSCmd,
- uint8_t* ParametersTable)
- {
- uint32_t tickstart;
- uint8_t* pdata = Array;
- uint32_t datasize = Size;
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check the parameters */
- assert_param(IS_DSI_READ_PACKET_TYPE(Mode));
- if(datasize > 2U)
- {
- /* set max return packet size */
- if (HAL_DSI_ShortWrite(hdsi, ChannelNbr, DSI_MAX_RETURN_PKT_SIZE, ((datasize)&0xFFU), (((datasize)>>8U)&0xFFU)) != HAL_OK)
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_ERROR;
- }
- }
- /* Configure the packet to read command */
- if (Mode == DSI_DCS_SHORT_PKT_READ)
- {
- DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, DCSCmd, 0U);
- }
- else if (Mode == DSI_GEN_SHORT_PKT_READ_P0)
- {
- DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, 0U, 0U);
- }
- else if (Mode == DSI_GEN_SHORT_PKT_READ_P1)
- {
- DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], 0U);
- }
- else if (Mode == DSI_GEN_SHORT_PKT_READ_P2)
- {
- DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], ParametersTable[1U]);
- }
- else
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_ERROR;
- }
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Check that the payload read FIFO is not empty */
- while((hdsi->Instance->GPSR & DSI_GPSR_PRDFE) == DSI_GPSR_PRDFE)
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_TIMEOUT;
- }
- }
- /* Get the first byte */
- *((uint32_t *)pdata) = (hdsi->Instance->GPDR);
- if (datasize > 4U)
- {
- datasize -= 4U;
- pdata += 4U;
- }
- else
- {
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Get the remaining bytes if any */
- while(((int)(datasize)) > 0U)
- {
- if((hdsi->Instance->GPSR & DSI_GPSR_PRDFE) == 0U)
- {
- *((uint32_t *)pdata) = (hdsi->Instance->GPDR);
- datasize -= 4U;
- pdata += 4U;
- }
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_TIMEOUT;
- }
- }
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Enter the ULPM (Ultra Low Power Mode) with the D-PHY PLL running
- * (only data lanes are in ULPM)
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_EnterULPMData(DSI_HandleTypeDef *hdsi)
- {
- uint32_t tickstart;
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* ULPS Request on Data Lanes */
- hdsi->Instance->PUCR |= DSI_PUCR_URDL;
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Wait until the D-PHY active lanes enter into ULPM */
- if((hdsi->Instance->PCONFR & DSI_PCONFR_NL) == DSI_ONE_DATA_LANE)
- {
- while((hdsi->Instance->PSR & DSI_PSR_UAN0) != RESET)
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_TIMEOUT;
- }
- }
- }
- else if ((hdsi->Instance->PCONFR & DSI_PCONFR_NL) == DSI_TWO_DATA_LANES)
- {
- while((hdsi->Instance->PSR & (DSI_PSR_UAN0 | DSI_PSR_UAN1)) != RESET)
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_TIMEOUT;
- }
- }
- }
- else
- {
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_ERROR;
- }
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Exit the ULPM (Ultra Low Power Mode) with the D-PHY PLL running
- * (only data lanes are in ULPM)
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_ExitULPMData(DSI_HandleTypeDef *hdsi)
- {
- uint32_t tickstart;
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Exit ULPS on Data Lanes */
- hdsi->Instance->PUCR |= DSI_PUCR_UEDL;
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Wait until all active lanes exit ULPM */
- if((hdsi->Instance->PCONFR & DSI_PCONFR_NL) == DSI_ONE_DATA_LANE)
- {
- while((hdsi->Instance->PSR & DSI_PSR_UAN0) != DSI_PSR_UAN0)
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_TIMEOUT;
- }
- }
- }
- else if ((hdsi->Instance->PCONFR & DSI_PCONFR_NL) == DSI_TWO_DATA_LANES)
- {
- while((hdsi->Instance->PSR & (DSI_PSR_UAN0 | DSI_PSR_UAN1)) != (DSI_PSR_UAN0 | DSI_PSR_UAN1))
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_TIMEOUT;
- }
- }
- }
- else
- {
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_ERROR;
- }
- /* wait for 1 ms*/
- HAL_Delay(1U);
- /* De-assert the ULPM requests and the ULPM exit bits */
- hdsi->Instance->PUCR = 0U;
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Enter the ULPM (Ultra Low Power Mode) with the D-PHY PLL turned off
- * (both data and clock lanes are in ULPM)
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_EnterULPM(DSI_HandleTypeDef *hdsi)
- {
- uint32_t tickstart;
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Clock lane configuration: no more HS request */
- hdsi->Instance->CLCR &= ~DSI_CLCR_DPCC;
- /* Use system PLL as byte lane clock source before stopping DSIPHY clock source */
- __HAL_RCC_DSI_CONFIG(RCC_DSICLKSOURCE_PLLSAI2);
- /* ULPS Request on Clock and Data Lanes */
- hdsi->Instance->PUCR |= (DSI_PUCR_URCL | DSI_PUCR_URDL);
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Wait until all active lanes exit ULPM */
- if((hdsi->Instance->PCONFR & DSI_PCONFR_NL) == DSI_ONE_DATA_LANE)
- {
- while((hdsi->Instance->PSR & (DSI_PSR_UAN0 | DSI_PSR_UANC)) != RESET)
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_TIMEOUT;
- }
- }
- }
- else if ((hdsi->Instance->PCONFR & DSI_PCONFR_NL) == DSI_TWO_DATA_LANES)
- {
- while((hdsi->Instance->PSR & (DSI_PSR_UAN0 | DSI_PSR_UAN1 | DSI_PSR_UANC)) != RESET)
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_TIMEOUT;
- }
- }
- }
- else
- {
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_ERROR;
- }
- /* Turn off the DSI PLL */
- __HAL_DSI_PLL_DISABLE(hdsi);
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Exit the ULPM (Ultra Low Power Mode) with the D-PHY PLL turned off
- * (both data and clock lanes are in ULPM)
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_ExitULPM(DSI_HandleTypeDef *hdsi)
- {
- uint32_t tickstart;
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Turn on the DSI PLL */
- __HAL_DSI_PLL_ENABLE(hdsi);
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Wait for the lock of the PLL */
- while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == RESET)
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_TIMEOUT;
- }
- }
- /* Exit ULPS on Clock and Data Lanes */
- hdsi->Instance->PUCR |= (DSI_PUCR_UECL | DSI_PUCR_UEDL);
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Wait until all active lanes exit ULPM */
- if((hdsi->Instance->PCONFR & DSI_PCONFR_NL) == DSI_ONE_DATA_LANE)
- {
- while((hdsi->Instance->PSR & (DSI_PSR_UAN0 | DSI_PSR_UANC)) != (DSI_PSR_UAN0 | DSI_PSR_UANC))
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_TIMEOUT;
- }
- }
- }
- else if ((hdsi->Instance->PCONFR & DSI_PCONFR_NL) == DSI_TWO_DATA_LANES)
- {
- while((hdsi->Instance->PSR & (DSI_PSR_UAN0 | DSI_PSR_UAN1 | DSI_PSR_UANC)) != (DSI_PSR_UAN0 | DSI_PSR_UAN1 | DSI_PSR_UANC))
- {
- /* Check for the Timeout */
- if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
- {
- /* Process Unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_TIMEOUT;
- }
- }
- }
- else
- {
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_ERROR;
- }
- /* wait for 1 ms */
- HAL_Delay(1U);
- /* De-assert the ULPM requests and the ULPM exit bits */
- hdsi->Instance->PUCR = 0U;
- /* Switch the lanbyteclock source in the RCC from system PLL to D-PHY */
- __HAL_RCC_DSI_CONFIG(RCC_DSICLKSOURCE_DSIPHY);
- /* Restore clock lane configuration to HS */
- hdsi->Instance->CLCR |= DSI_CLCR_DPCC;
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Start test pattern generation
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param Mode: Pattern generator mode
- * This parameter can be one of the following values:
- * 0 : Color bars (horizontal or vertical)
- * 1 : BER pattern (vertical only)
- * @param Orientation: Pattern generator orientation
- * This parameter can be one of the following values:
- * 0 : Vertical color bars
- * 1 : Horizontal color bars
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_PatternGeneratorStart(DSI_HandleTypeDef *hdsi, uint32_t Mode, uint32_t Orientation)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Configure pattern generator mode and orientation */
- hdsi->Instance->VMCR &= ~(DSI_VMCR_PGM | DSI_VMCR_PGO);
- hdsi->Instance->VMCR |= ((Mode<<20U) | (Orientation<<24U));
- /* Enable pattern generator by setting PGE bit */
- hdsi->Instance->VMCR |= DSI_VMCR_PGE;
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Stop test pattern generation
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_PatternGeneratorStop(DSI_HandleTypeDef *hdsi)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Disable pattern generator by clearing PGE bit */
- hdsi->Instance->VMCR &= ~DSI_VMCR_PGE;
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Set Slew-Rate And Delay Tuning
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param CommDelay: Communication delay to be adjusted.
- * This parameter can be any value of @ref DSI_Communication_Delay
- * @param Lane: select between clock or data lanes.
- * This parameter can be any value of @ref DSI_Lane_Group
- * @param Value: Custom value of the slew-rate or delay
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_SetSlewRateAndDelayTuning(DSI_HandleTypeDef *hdsi, uint32_t CommDelay, uint32_t Lane, uint32_t Value)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check function parameters */
- assert_param(IS_DSI_COMMUNICATION_DELAY(CommDelay));
- assert_param(IS_DSI_LANE_GROUP(Lane));
- switch(CommDelay)
- {
- case DSI_SLEW_RATE_HSTX:
- if(Lane == DSI_CLOCK_LANE)
- {
- /* High-Speed Transmission Slew Rate Control on Clock Lane */
- hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_HSTXSRCCL;
- hdsi->Instance->WPCR[1U] |= Value<<16U;
- }
- else if(Lane == DSI_DATA_LANES)
- {
- /* High-Speed Transmission Slew Rate Control on Data Lanes */
- hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_HSTXSRCDL;
- hdsi->Instance->WPCR[1U] |= Value<<18U;
- }
- else
- {
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_ERROR;
- }
- break;
- case DSI_SLEW_RATE_LPTX:
- if(Lane == DSI_CLOCK_LANE)
- {
- /* Low-Power transmission Slew Rate Compensation on Clock Lane */
- hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_LPSRCCL;
- hdsi->Instance->WPCR[1U] |= Value<<6U;
- }
- else if(Lane == DSI_DATA_LANES)
- {
- /* Low-Power transmission Slew Rate Compensation on Data Lanes */
- hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_LPSRCDL;
- hdsi->Instance->WPCR[1U] |= Value<<8U;
- }
- else
- {
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_ERROR;
- }
- break;
- case DSI_HS_DELAY:
- if(Lane == DSI_CLOCK_LANE)
- {
- /* High-Speed Transmission Delay on Clock Lane */
- hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_HSTXDCL;
- hdsi->Instance->WPCR[1U] |= Value;
- }
- else if(Lane == DSI_DATA_LANES)
- {
- /* High-Speed Transmission Delay on Data Lanes */
- hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_HSTXDDL;
- hdsi->Instance->WPCR[1U] |= Value<<2U;
- }
- else
- {
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_ERROR;
- }
- break;
- default:
- break;
- }
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Low-Power Reception Filter Tuning
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param Frequency: cutoff frequency of low-pass filter at the input of LPRX
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_SetLowPowerRXFilter(DSI_HandleTypeDef *hdsi, uint32_t Frequency)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Low-Power RX low-pass Filtering Tuning */
- hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_LPRXFT;
- hdsi->Instance->WPCR[1U] |= Frequency<<25U;
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Activate an additional current path on all lanes to meet the SDDTx parameter
- * defined in the MIPI D-PHY specification
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param State: ENABLE or DISABLE
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_SetSDD(DSI_HandleTypeDef *hdsi, FunctionalState State)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check function parameters */
- assert_param(IS_FUNCTIONAL_STATE(State));
- /* Activate/Disactivate additional current path on all lanes */
- hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_SDDC;
- hdsi->Instance->WPCR[1U] |= ((uint32_t)State << 12U);
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Custom lane pins configuration
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param CustomLane: Function to be applyed on selected lane.
- * This parameter can be any value of @ref DSI_CustomLane
- * @param Lane: select between clock or data lane 0 or data lane 1.
- * This parameter can be any value of @ref DSI_Lane_Select
- * @param State: ENABLE or DISABLE
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_SetLanePinsConfiguration(DSI_HandleTypeDef *hdsi, uint32_t CustomLane, uint32_t Lane, FunctionalState State)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check function parameters */
- assert_param(IS_DSI_CUSTOM_LANE(CustomLane));
- assert_param(IS_DSI_LANE(Lane));
- assert_param(IS_FUNCTIONAL_STATE(State));
- switch(CustomLane)
- {
- case DSI_SWAP_LANE_PINS:
- if(Lane == DSI_CLK_LANE)
- {
- /* Swap pins on clock lane */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_SWCL;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 6U);
- }
- else if(Lane == DSI_DATA_LANE0)
- {
- /* Swap pins on data lane 0 */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_SWDL0;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 7U);
- }
- else if(Lane == DSI_DATA_LANE1)
- {
- /* Swap pins on data lane 1 */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_SWDL1;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 8U);
- }
- else
- {
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_ERROR;
- }
- break;
- case DSI_INVERT_HS_SIGNAL:
- if(Lane == DSI_CLK_LANE)
- {
- /* Invert HS signal on clock lane */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_HSICL;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 9U);
- }
- else if(Lane == DSI_DATA_LANE0)
- {
- /* Invert HS signal on data lane 0 */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_HSIDL0;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 10U);
- }
- else if(Lane == DSI_DATA_LANE1)
- {
- /* Invert HS signal on data lane 1 */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_HSIDL1;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 11U);
- }
- else
- {
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_ERROR;
- }
- break;
- default:
- break;
- }
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Set custom timing for the PHY
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param Timing: PHY timing to be adjusted.
- * This parameter can be any value of @ref DSI_PHY_Timing
- * @param State: ENABLE or DISABLE
- * @param Value: Custom value of the timing
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_SetPHYTimings(DSI_HandleTypeDef *hdsi, uint32_t Timing, FunctionalState State, uint32_t Value)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check function parameters */
- assert_param(IS_DSI_PHY_TIMING(Timing));
- assert_param(IS_FUNCTIONAL_STATE(State));
- switch(Timing)
- {
- case DSI_TCLK_POST:
- /* Enable/Disable custom timing setting */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_TCLKPOSTEN;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 27U);
- if(State != DISABLE)
- {
- /* Set custom value */
- hdsi->Instance->WPCR[4U] &= ~DSI_WPCR4_TCLKPOST;
- hdsi->Instance->WPCR[4U] |= Value & DSI_WPCR4_TCLKPOST;
- }
- break;
- case DSI_TLPX_CLK:
- /* Enable/Disable custom timing setting */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_TLPXCEN;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 26U);
- if(State != DISABLE)
- {
- /* Set custom value */
- hdsi->Instance->WPCR[3U] &= ~DSI_WPCR3_TLPXC;
- hdsi->Instance->WPCR[3U] |= (Value << 24U) & DSI_WPCR3_TLPXC;
- }
- break;
- case DSI_THS_EXIT:
- /* Enable/Disable custom timing setting */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_THSEXITEN;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 25U);
- if(State != DISABLE)
- {
- /* Set custom value */
- hdsi->Instance->WPCR[3U] &= ~DSI_WPCR3_THSEXIT;
- hdsi->Instance->WPCR[3U] |= (Value << 16U) & DSI_WPCR3_THSEXIT;
- }
- break;
- case DSI_TLPX_DATA:
- /* Enable/Disable custom timing setting */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_TLPXDEN;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 24U);
- if(State != DISABLE)
- {
- /* Set custom value */
- hdsi->Instance->WPCR[3U] &= ~DSI_WPCR3_TLPXD;
- hdsi->Instance->WPCR[3U] |= (Value << 8U) & DSI_WPCR3_TLPXD;
- }
- break;
- case DSI_THS_ZERO:
- /* Enable/Disable custom timing setting */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_THSZEROEN;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 23U);
- if(State != DISABLE)
- {
- /* Set custom value */
- hdsi->Instance->WPCR[3U] &= ~DSI_WPCR3_THSZERO;
- hdsi->Instance->WPCR[3U] |= Value & DSI_WPCR3_THSZERO;
- }
- break;
- case DSI_THS_TRAIL:
- /* Enable/Disable custom timing setting */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_THSTRAILEN;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 22U);
- if(State != DISABLE)
- {
- /* Set custom value */
- hdsi->Instance->WPCR[2U] &= ~DSI_WPCR2_THSTRAIL;
- hdsi->Instance->WPCR[2U] |= (Value << 24U) & DSI_WPCR2_THSTRAIL;
- }
- break;
- case DSI_THS_PREPARE:
- /* Enable/Disable custom timing setting */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_THSPREPEN;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 21U);
- if(State != DISABLE)
- {
- /* Set custom value */
- hdsi->Instance->WPCR[2U] &= ~DSI_WPCR2_THSPREP;
- hdsi->Instance->WPCR[2U] |= (Value << 16U) & DSI_WPCR2_THSPREP;
- }
- break;
- case DSI_TCLK_ZERO:
- /* Enable/Disable custom timing setting */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_TCLKZEROEN;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 20U);
- if(State != DISABLE)
- {
- /* Set custom value */
- hdsi->Instance->WPCR[2U] &= ~DSI_WPCR2_TCLKZERO;
- hdsi->Instance->WPCR[2U] |= (Value << 8U) & DSI_WPCR2_TCLKZERO;
- }
- break;
- case DSI_TCLK_PREPARE:
- /* Enable/Disable custom timing setting */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_TCLKPREPEN;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 19U);
- if(State != DISABLE)
- {
- /* Set custom value */
- hdsi->Instance->WPCR[2U] &= ~DSI_WPCR2_TCLKPREP;
- hdsi->Instance->WPCR[2U] |= Value & DSI_WPCR2_TCLKPREP;
- }
- break;
- default:
- break;
- }
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Force the Clock/Data Lane in TX Stop Mode
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param Lane: select between clock or data lanes.
- * This parameter can be any value of @ref DSI_Lane_Group
- * @param State: ENABLE or DISABLE
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_ForceTXStopMode(DSI_HandleTypeDef *hdsi, uint32_t Lane, FunctionalState State)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check function parameters */
- assert_param(IS_DSI_LANE_GROUP(Lane));
- assert_param(IS_FUNCTIONAL_STATE(State));
- if(Lane == DSI_CLOCK_LANE)
- {
- /* Force/Unforce the Clock Lane in TX Stop Mode */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_FTXSMCL;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 12U);
- }
- else if(Lane == DSI_DATA_LANES)
- {
- /* Force/Unforce the Data Lanes in TX Stop Mode */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_FTXSMDL;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 13U);
- }
- else
- {
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_ERROR;
- }
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Force LP Receiver in Low-Power Mode
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param State: ENABLE or DISABLE
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_ForceRXLowPower(DSI_HandleTypeDef *hdsi, FunctionalState State)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check function parameters */
- assert_param(IS_FUNCTIONAL_STATE(State));
- /* Force/Unforce LP Receiver in Low-Power Mode */
- hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_FLPRXLPM;
- hdsi->Instance->WPCR[1U] |= ((uint32_t)State << 22U);
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Force Data Lanes in RX Mode after a BTA
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param State: ENABLE or DISABLE
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_ForceDataLanesInRX(DSI_HandleTypeDef *hdsi, FunctionalState State)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check function parameters */
- assert_param(IS_FUNCTIONAL_STATE(State));
- /* Force Data Lanes in RX Mode */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_TDDL;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 16U);
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Enable a pull-down on the lanes to prevent from floating states when unused
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param State: ENABLE or DISABLE
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_SetPullDown(DSI_HandleTypeDef *hdsi, FunctionalState State)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check function parameters */
- assert_param(IS_FUNCTIONAL_STATE(State));
- /* Enable/Disable pull-down on lanes */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_PDEN;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 18U);
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @brief Switch off the contention detection on data lanes
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @param State: ENABLE or DISABLE
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_DSI_SetContentionDetectionOff(DSI_HandleTypeDef *hdsi, FunctionalState State)
- {
- /* Process locked */
- __HAL_LOCK(hdsi);
- /* Check function parameters */
- assert_param(IS_FUNCTIONAL_STATE(State));
- /* Contention Detection on Data Lanes OFF */
- hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_CDOFFDL;
- hdsi->Instance->WPCR[0U] |= ((uint32_t)State << 14U);
- /* Process unlocked */
- __HAL_UNLOCK(hdsi);
- return HAL_OK;
- }
- /**
- * @}
- */
- /** @defgroup DSI_Group4 Peripheral State and Errors functions
- * @brief Peripheral State and Errors functions
- *
- @verbatim
- ===============================================================================
- ##### Peripheral State and Errors functions #####
- ===============================================================================
- [..]
- This subsection provides functions allowing to
- (+) Check the DSI state.
- (+) Get error code.
- @endverbatim
- * @{
- */
- /**
- * @brief Return the DSI state
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval HAL state
- */
- HAL_DSI_StateTypeDef HAL_DSI_GetState(DSI_HandleTypeDef *hdsi)
- {
- return hdsi->State;
- }
- /**
- * @brief Return the DSI error code
- * @param hdsi: pointer to a DSI_HandleTypeDef structure that contains
- * the configuration information for the DSI.
- * @retval DSI Error Code
- */
- uint32_t HAL_DSI_GetError(DSI_HandleTypeDef *hdsi)
- {
- /* Get the error code */
- return hdsi->ErrorCode;
- }
- /**
- * @}
- */
- /**
- * @}
- */
- /**
- * @}
- */
- #endif /* DSI */
- #endif /* HAL_DSI_MODULE_ENABLED */
- /**
- * @}
- */
- /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|