nixie.rs 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408
  1. use core::future::pending;
  2. pub const DS3231_ADDR: u8 = 0x68;
  3. pub const TUSB322_ADDR: u8 = 0x47;
  4. pub const PCA9685_ADDR_1: u8 = 0x41;
  5. pub const PCA9685_ADDR_2: u8 = 0x42;
  6. pub const PCA9685_ADDR_3: u8 = 0x43;
  7. pub const PCA9685_ALL_CALL: u8 = 0x70; // Default enabled
  8. pub const PCA9685_SUB_CALL_1: u8 = 0x71; // Default disabled
  9. pub const PCA9685_SUB_CALL_2: u8 = 0x72; // Default disabled
  10. pub const PCA9685_SUB_CALL_3: u8 = 0x73; // Default disabled
  11. const MAP_DOT_ADDR: u8 = PCA9685_ADDR_2;
  12. const MAP_DOT_PIN: u8 = 15;
  13. const MAP_ADDR: usize = 0;
  14. const MAP_PIN: usize = 1;
  15. const DIGIT_FADE_DURATION_US: u32 = 1_000_000;
  16. const REFRESH_RATE_US: u32 = 1000;
  17. const DIGIT_RNG_FADE_DURATION_US: u32 = 200_000;
  18. const DIGIT_RNG_FADE_ITERATIONS: usize = 20;
  19. const DIGIT_RNG_REFRESH_INTERVAL: usize = 60;
  20. const DIGIT_RNG_REFRESH_VARIANCE: usize = 30;
  21. const DOT_MIN_BRIGHTNESS: u32 = 256;
  22. const DOT_MAX_BRIGHTNESS: u32 = 640;
  23. const DOT_FADE_DURATION_US: u32 = 1_000_000;
  24. const DIGIT_MAX_BRIGHTNESS: u32 = 4096;
  25. const DIGIT_MIN_BRIGHTNESS: u32 = 0;
  26. const NUM_TUBES: usize = 4;
  27. const NUM_DIGITS: usize = 10;
  28. struct DigitToPin {
  29. address: u8,
  30. pin: usize,
  31. }
  32. struct PwmDriver {
  33. digit: [DigitToPin; 10],
  34. }
  35. struct PwmOutputMap {
  36. driver: [PwmDriver; 4],
  37. dot_address: u8,
  38. dot_pin: usize,
  39. }
  40. static TUBE_MAPPING: PwmOutputMap = {
  41. PwmOutputMap {
  42. driver: [
  43. PwmDriver {
  44. digit: [
  45. DigitToPin {
  46. address: PCA9685_ADDR_1,
  47. pin: 8,
  48. }, // Tube 0 Digit 0
  49. DigitToPin {
  50. address: PCA9685_ADDR_1,
  51. pin: 9,
  52. }, // Tube 0 Digit 1
  53. DigitToPin {
  54. address: PCA9685_ADDR_1,
  55. pin: 10,
  56. }, // Tube 0 Digit 2
  57. DigitToPin {
  58. address: PCA9685_ADDR_1,
  59. pin: 12,
  60. }, // Tube 0 Digit 3
  61. DigitToPin {
  62. address: PCA9685_ADDR_1,
  63. pin: 15,
  64. }, // Tube 0 Digit 4
  65. DigitToPin {
  66. address: PCA9685_ADDR_1,
  67. pin: 14,
  68. }, // Tube 0 Digit 5
  69. DigitToPin {
  70. address: PCA9685_ADDR_1,
  71. pin: 11,
  72. }, // Tube 0 Digit 6
  73. DigitToPin {
  74. address: PCA9685_ADDR_1,
  75. pin: 0,
  76. }, // Tube 0 Digit 7
  77. DigitToPin {
  78. address: PCA9685_ADDR_1,
  79. pin: 1,
  80. }, // Tube 0 Digit 8
  81. DigitToPin {
  82. address: PCA9685_ADDR_1,
  83. pin: 13,
  84. }, // Tube 0 Digit 9
  85. ],
  86. },
  87. PwmDriver {
  88. digit: [
  89. DigitToPin {
  90. address: PCA9685_ADDR_1,
  91. pin: 5,
  92. }, // Tube 1 Digit 0
  93. DigitToPin {
  94. address: PCA9685_ADDR_1,
  95. pin: 6,
  96. }, // Tube 1 Digit 1
  97. DigitToPin {
  98. address: PCA9685_ADDR_1,
  99. pin: 7,
  100. }, // Tube 1 Digit 2
  101. DigitToPin {
  102. address: PCA9685_ADDR_1,
  103. pin: 2,
  104. }, // Tube 1 Digit 3
  105. DigitToPin {
  106. address: PCA9685_ADDR_2,
  107. pin: 4,
  108. }, // Tube 1 Digit 4
  109. DigitToPin {
  110. address: PCA9685_ADDR_2,
  111. pin: 1,
  112. }, // Tube 1 Digit 5
  113. DigitToPin {
  114. address: PCA9685_ADDR_1,
  115. pin: 4,
  116. }, // Tube 1 Digit 6
  117. DigitToPin {
  118. address: PCA9685_ADDR_2,
  119. pin: 2,
  120. }, // Tube 1 Digit 7
  121. DigitToPin {
  122. address: PCA9685_ADDR_2,
  123. pin: 3,
  124. }, // Tube 1 Digit 8
  125. DigitToPin {
  126. address: PCA9685_ADDR_1,
  127. pin: 3,
  128. }, // Tube 1 Digit 9
  129. ],
  130. },
  131. PwmDriver {
  132. digit: [
  133. DigitToPin {
  134. address: PCA9685_ADDR_3,
  135. pin: 8,
  136. }, // Tube 2 Digit 0
  137. DigitToPin {
  138. address: PCA9685_ADDR_3,
  139. pin: 9,
  140. }, // Tube 2 Digit 1
  141. DigitToPin {
  142. address: PCA9685_ADDR_3,
  143. pin: 10,
  144. }, // Tube 2 Digit 2
  145. DigitToPin {
  146. address: PCA9685_ADDR_3,
  147. pin: 12,
  148. }, // Tube 2 Digit 3
  149. DigitToPin {
  150. address: PCA9685_ADDR_2,
  151. pin: 12,
  152. }, // Tube 2 Digit 4
  153. DigitToPin {
  154. address: PCA9685_ADDR_2,
  155. pin: 13,
  156. }, // Tube 2 Digit 5
  157. DigitToPin {
  158. address: PCA9685_ADDR_3,
  159. pin: 11,
  160. }, // Tube 2 Digit 6
  161. DigitToPin {
  162. address: PCA9685_ADDR_2,
  163. pin: 14,
  164. }, // Tube 2 Digit 7
  165. DigitToPin {
  166. address: PCA9685_ADDR_2,
  167. pin: 11,
  168. }, // Tube 2 Digit 8
  169. DigitToPin {
  170. address: PCA9685_ADDR_3,
  171. pin: 13,
  172. }, // Tube 2 Digit 9
  173. ],
  174. },
  175. PwmDriver {
  176. digit: [
  177. DigitToPin {
  178. address: PCA9685_ADDR_3,
  179. pin: 5,
  180. }, // Tube 3 Digit 0
  181. DigitToPin {
  182. address: PCA9685_ADDR_3,
  183. pin: 6,
  184. }, // Tube 3 Digit 1
  185. DigitToPin {
  186. address: PCA9685_ADDR_3,
  187. pin: 7,
  188. }, // Tube 3 Digit 2
  189. DigitToPin {
  190. address: PCA9685_ADDR_3,
  191. pin: 2,
  192. }, // Tube 3 Digit 3
  193. DigitToPin {
  194. address: PCA9685_ADDR_3,
  195. pin: 14,
  196. }, // Tube 3 Digit 4
  197. DigitToPin {
  198. address: PCA9685_ADDR_3,
  199. pin: 15,
  200. }, // Tube 3 Digit 5
  201. DigitToPin {
  202. address: PCA9685_ADDR_3,
  203. pin: 4,
  204. }, // Tube 3 Digit 6
  205. DigitToPin {
  206. address: PCA9685_ADDR_3,
  207. pin: 1,
  208. }, // Tube 3 Digit 7
  209. DigitToPin {
  210. address: PCA9685_ADDR_3,
  211. pin: 0,
  212. }, // Tube 3 Digit 8
  213. DigitToPin {
  214. address: PCA9685_ADDR_3,
  215. pin: 3,
  216. }, // Tube 3 Digit 9
  217. ],
  218. },
  219. ],
  220. dot_address: PCA9685_ADDR_2,
  221. dot_pin: 15,
  222. }
  223. };
  224. #[derive(PartialEq)]
  225. enum DigitState {
  226. Idle,
  227. Incrementing,
  228. Decrementing,
  229. }
  230. struct Digit {
  231. current_state: DigitState,
  232. value: u32,
  233. pwm_start: u32,
  234. pwm_end: u32,
  235. updated: bool,
  236. }
  237. impl Digit {
  238. const fn default() -> Self {
  239. Self {
  240. current_state: DigitState::Idle,
  241. value: 0,
  242. pwm_start: 0,
  243. pwm_end: 0,
  244. updated: false,
  245. }
  246. }
  247. }
  248. struct Tube {
  249. digits: [Digit; NUM_DIGITS],
  250. last_active_digit: Option<usize>,
  251. refresh_last_digit: Option<usize>,
  252. refresh_active: bool,
  253. }
  254. impl Tube {
  255. const fn default() -> Self {
  256. const DIGIT_INIT: Digit = Digit::default();
  257. Self {
  258. digits: [DIGIT_INIT; 10],
  259. last_active_digit: None,
  260. refresh_last_digit: None,
  261. refresh_active: false,
  262. }
  263. }
  264. }
  265. struct Clock {
  266. tubes: [Tube; NUM_TUBES],
  267. dot: Digit,
  268. fade_duration: u32,
  269. }
  270. impl Clock {
  271. const fn default() -> Self {
  272. const TUBE_INIT: Tube = Tube::default();
  273. Self {
  274. tubes: [TUBE_INIT; NUM_TUBES],
  275. dot: Digit::default(),
  276. fade_duration: 0,
  277. }
  278. }
  279. }
  280. static mut CLOCK: Clock = Clock::default();
  281. // pub fn set_digit(tube: usize, digit: usize, pwm_start: u32, pwm_end: u32) {
  282. // assert!(pwm_end >= pwm_start);
  283. // assert!(tube < NUM_TUBES);
  284. // assert!(digit < NUM_DIGITS);
  285. // unsafe {
  286. // CLOCK.tubes[tube].digits[digit].current_state = DigitState::Incrementing;
  287. // CLOCK.tubes[tube].digits[digit].pwm_start = pwm_start;
  288. // CLOCK.tubes[tube].digits[digit].pwm_end = pwm_end;
  289. // CLOCK.tubes[tube].digits[digit].value = pwm_end - pwm_start;
  290. // CLOCK.tubes[tube].digits[digit].updated = true;
  291. // }
  292. // }
  293. pub fn fade_in_out_digit(tube: usize, digit: Option<usize>, fade_duration: u32, refresh_cmd: bool) {
  294. // assert!(tube < NUM_TUBES);
  295. // assert!(Some(digit) < NUM_DIGITS);
  296. unsafe {
  297. // If the tube is in the middle of a refresh sequence and a call comes
  298. // in to update the tube digit (for time), override the last value of
  299. // the refresh sequence with the new digit.
  300. if CLOCK.tubes[tube].refresh_active && !refresh_cmd {
  301. CLOCK.tubes[tube].refresh_last_digit = digit;
  302. }
  303. // Dont update if actively refreshing tube unless RngUpdate is set
  304. if (!CLOCK.tubes[tube].refresh_active && !refresh_cmd) || refresh_cmd {
  305. // Fade out all digits
  306. for digit in 0..NUM_DIGITS {
  307. CLOCK.tubes[tube].digits[digit].current_state = DigitState::Decrementing;
  308. }
  309. // Fade in the specified digit
  310. if let Some(digit) = digit {
  311. CLOCK.tubes[tube].digits[digit].current_state = DigitState::Incrementing;
  312. }
  313. CLOCK.tubes[tube].last_active_digit = digit;
  314. CLOCK.fade_duration = fade_duration;
  315. }
  316. }
  317. // TODO! trigger refresh timer
  318. }
  319. pub fn refresh_frame() {
  320. let mut pending_refresh: bool = false;
  321. unsafe {
  322. let ticks = CLOCK.fade_duration / REFRESH_RATE_US;
  323. for tube in 0..NUM_TUBES {
  324. let steps = ((DIGIT_MAX_BRIGHTNESS - DIGIT_MIN_BRIGHTNESS) + ticks - 1) / ticks;
  325. for digit in 0..NUM_DIGITS {
  326. let mut d = &mut CLOCK.tubes[tube].digits[digit];
  327. match d.current_state {
  328. DigitState::Incrementing => {
  329. d.value = d.value.saturating_add(steps);
  330. if d.value >= DIGIT_MAX_BRIGHTNESS {
  331. d.value = DIGIT_MAX_BRIGHTNESS;
  332. d.current_state = DigitState::Idle;
  333. }
  334. d.updated = true;
  335. pending_refresh = true;
  336. },
  337. DigitState::Decrementing => {
  338. d.value = d.value.saturating_sub(steps);
  339. if d.value <= DIGIT_MIN_BRIGHTNESS {
  340. d.value = DIGIT_MIN_BRIGHTNESS;
  341. d.current_state = DigitState::Idle;
  342. }
  343. d.updated = true;
  344. pending_refresh = true;
  345. },
  346. DigitState::Idle => (),
  347. }
  348. }
  349. }
  350. // Handle dot
  351. let steps = ((DOT_MAX_BRIGHTNESS - DOT_MIN_BRIGHTNESS) + ticks - 1) / ticks;
  352. match CLOCK.dot.current_state {
  353. DigitState::Incrementing => {
  354. CLOCK.dot.value = CLOCK.dot.value.saturating_add(steps);
  355. if CLOCK.dot.value >= DIGIT_MAX_BRIGHTNESS {
  356. CLOCK.dot.value = DIGIT_MAX_BRIGHTNESS;
  357. CLOCK.dot.current_state = DigitState::Idle;
  358. }
  359. CLOCK.dot.updated = true;
  360. pending_refresh = true;
  361. },
  362. DigitState::Decrementing => {
  363. CLOCK.dot.value = CLOCK.dot.value.saturating_sub(steps);
  364. if CLOCK.dot.value >= DIGIT_MIN_BRIGHTNESS {
  365. CLOCK.dot.value = DIGIT_MIN_BRIGHTNESS;
  366. CLOCK.dot.current_state = DigitState::Idle;
  367. }
  368. CLOCK.dot.updated = true;
  369. pending_refresh = true;
  370. },
  371. DigitState::Idle => (),
  372. }
  373. }
  374. if pending_refresh {
  375. // TODO! trigger refresh timer
  376. }
  377. }