pca9685.h 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146
  1. #ifndef _PCA_9685_H_
  2. #define _PCA_9685_H_
  3. #include "mbed.h"
  4. // Hardcoded addresses available on powerup
  5. #define PCM9685_All_Call 0x70 // Default enabled
  6. #define PCM9685_Sub_Call_1 0x71 // Default disabled
  7. #define PCM9685_Sub_Call_2 0x72 // Default disabled
  8. #define PCM9685_Sub_Call_3 0x73 // Default disabled
  9. #define PCM9685_Reset 0x03 // Default enabled?
  10. typedef union {
  11. struct {
  12. uint8_t ALLCALL : 1;
  13. uint8_t SUB3 : 1;
  14. uint8_t SUB2 : 1;
  15. uint8_t SUB1 : 1;
  16. uint8_t SLEEP : 1;
  17. uint8_t AI : 1;
  18. uint8_t EXTCLK : 1;
  19. uint8_t RESTART : 1;
  20. };
  21. uint8_t AS_BYTE;
  22. } REG_MODE1;
  23. typedef union {
  24. struct {
  25. uint8_t OUTNE : 2;
  26. uint8_t OUTDRV : 1;
  27. uint8_t OCH : 1;
  28. uint8_t INVRT : 1;
  29. uint8_t : 3;
  30. };
  31. uint8_t AS_BYTE;
  32. } REG_MODE2;
  33. typedef union {
  34. struct {
  35. uint16_t ON : 12;
  36. uint16_t ON_FULL : 1;
  37. uint16_t : 3;
  38. uint16_t OFF : 12;
  39. uint16_t OFF_FULL : 1;
  40. uint16_t : 3;
  41. };
  42. uint8_t AS_BYTE[4];
  43. } LED_CTRL;
  44. typedef union {
  45. struct {
  46. uint16_t ON : 12;
  47. uint16_t ON_FULL : 1;
  48. uint16_t : 3;
  49. uint16_t OFF : 12;
  50. uint16_t OFF_FULL : 1;
  51. uint16_t : 3;
  52. };
  53. uint8_t AS_BYTE[4];
  54. } ALL_LED_CTRL;
  55. typedef struct {
  56. REG_MODE1 MODE1; // +0x00
  57. REG_MODE2 MODE2; // +0x01
  58. uint8_t SUBADR1; // +0x02
  59. uint8_t SUBADR2; // +0x03
  60. uint8_t SUBADR3; // +0x04
  61. uint8_t ALLCALLADR; // +0x05
  62. LED_CTRL LED0; // +0x06
  63. LED_CTRL LED1; // +0x0A
  64. LED_CTRL LED2; // +0x0E
  65. LED_CTRL LED3; // +0x12
  66. LED_CTRL LED4; // +0x16
  67. LED_CTRL LED5; // +0x1A
  68. LED_CTRL LED6; // +0x1E
  69. LED_CTRL LED7; // +0x22
  70. LED_CTRL LED8; // +0x26
  71. LED_CTRL LED9; // +0x2A
  72. LED_CTRL LED10; // +0x2E
  73. LED_CTRL LED11; // +0x32
  74. LED_CTRL LED12; // +0x36
  75. LED_CTRL LED13; // +0x3A
  76. LED_CTRL LED14; // +0x3E
  77. LED_CTRL LED15; // +0x42
  78. uint8_t RESERVED[180]; // +0x46
  79. ALL_LED_CTRL ALL_LED; // +0xFA
  80. uint8_t PRE_SCALE; // +0xFE
  81. uint8_t TestMode; // +0xFF
  82. } PCM9685_REGS;
  83. #define PCM9685_ADDR_1 0x41
  84. #define PCM9685_ADDR_2 0x42
  85. #define PCM9685_ADDR_3 0x43
  86. #define TUBE_DOT_ADDR PCM9685_ADDR_2
  87. #define TUBE_DOT_PIN LED15
  88. #define MAP_ADDR 0
  89. #define MAP_PIN 1
  90. const char Tube_Mapping[4][10][2] =
  91. { { { PCM9685_ADDR_1, 9 }, // Tube 0 Digit 0
  92. { PCM9685_ADDR_1, 10 }, // Tube 0 Digit 1
  93. { PCM9685_ADDR_1, 12 }, // Tube 0 Digit 2
  94. { PCM9685_ADDR_1, 15 }, // Tube 0 Digit 3
  95. { PCM9685_ADDR_1, 14 }, // Tube 0 Digit 4
  96. { PCM9685_ADDR_1, 11 }, // Tube 0 Digit 5
  97. { PCM9685_ADDR_1, 0 }, // Tube 0 Digit 6
  98. { PCM9685_ADDR_1, 1 }, // Tube 0 Digit 7
  99. { PCM9685_ADDR_1, 13 }, // Tube 0 Digit 8
  100. { PCM9685_ADDR_1, 8 } }, // Tube 0 Digit 9
  101. { { PCM9685_ADDR_1, 6 }, // Tube 1 Digit 0
  102. { PCM9685_ADDR_1, 7 }, // Tube 1 Digit 1
  103. { PCM9685_ADDR_1, 2 }, // Tube 1 Digit 2
  104. { PCM9685_ADDR_2, 4 }, // Tube 1 Digit 3
  105. { PCM9685_ADDR_2, 1 }, // Tube 1 Digit 4
  106. { PCM9685_ADDR_1, 4 }, // Tube 1 Digit 5
  107. { PCM9685_ADDR_2, 2 }, // Tube 1 Digit 6
  108. { PCM9685_ADDR_2, 3 }, // Tube 1 Digit 7
  109. { PCM9685_ADDR_1, 3 }, // Tube 1 Digit 8
  110. { PCM9685_ADDR_1, 5 } }, // Tube 1 Digit 9
  111. { { PCM9685_ADDR_3, 9 }, // Tube 2 Digit 0
  112. { PCM9685_ADDR_3, 10 }, // Tube 2 Digit 1
  113. { PCM9685_ADDR_3, 12 }, // Tube 2 Digit 2
  114. { PCM9685_ADDR_2, 12 }, // Tube 2 Digit 3
  115. { PCM9685_ADDR_2, 13 }, // Tube 2 Digit 4
  116. { PCM9685_ADDR_3, 11 }, // Tube 2 Digit 5
  117. { PCM9685_ADDR_2, 14 }, // Tube 2 Digit 6
  118. { PCM9685_ADDR_2, 11 }, // Tube 2 Digit 7
  119. { PCM9685_ADDR_3, 13 }, // Tube 2 Digit 8
  120. { PCM9685_ADDR_3, 8 } }, // Tube 2 Digit 9
  121. { { PCM9685_ADDR_3, 6 }, // Tube 3 Digit 0
  122. { PCM9685_ADDR_3, 7 }, // Tube 3 Digit 1
  123. { PCM9685_ADDR_3, 2 }, // Tube 3 Digit 2
  124. { PCM9685_ADDR_3, 14 }, // Tube 3 Digit 3
  125. { PCM9685_ADDR_3, 15 }, // Tube 3 Digit 4
  126. { PCM9685_ADDR_3, 4 }, // Tube 3 Digit 5
  127. { PCM9685_ADDR_3, 1 }, // Tube 3 Digit 6
  128. { PCM9685_ADDR_3, 0 }, // Tube 3 Digit 7
  129. { PCM9685_ADDR_3, 3 }, // Tube 3 Digit 8
  130. { PCM9685_ADDR_3, 5 } } }; // Tube 3 Digit 9
  131. #endif