openocd.gdb 1.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940
  1. target extended-remote :3333
  2. # print demangled symbols
  3. set print asm-demangle on
  4. # set backtrace limit to not have infinite backtrace loops
  5. set backtrace limit 32
  6. # detect unhandled exceptions, hard faults and panics
  7. break DefaultHandler
  8. break HardFault
  9. break rust_begin_unwind
  10. # # run the next few lines so the panic message is printed immediately
  11. # # the number needs to be adjusted for your panic handler
  12. # commands $bpnum
  13. # next 4
  14. # end
  15. # *try* to stop at the user entry point (it might be gone due to inlining)
  16. break main
  17. monitor arm semihosting enable
  18. # # send captured ITM to the file itm.fifo
  19. # # (the microcontroller SWO pin must be connected to the programmer SWO pin)
  20. # # 8000000 must match the core clock frequency
  21. # monitor tpiu config internal itm.txt uart off 8000000
  22. # # OR: make the microcontroller SWO pin output compatible with UART (8N1)
  23. # # 8000000 must match the core clock frequency
  24. # # 2000000 is the frequency of the SWO pin
  25. # monitor tpiu config external uart off 8000000 2000000
  26. # # enable ITM port 0
  27. # monitor itm port 0 on
  28. load
  29. # start the process but immediately halt the processor
  30. stepi