|
@@ -853,6 +853,10 @@ FORCE_INLINE void advance_isr() {
|
|
|
}
|
|
|
}
|
|
|
|
|
|
+#define LA_FREQ_MDIV 8
|
|
|
+
|
|
|
+
|
|
|
+
|
|
|
FORCE_INLINE void advance_isr_scheduler() {
|
|
|
|
|
|
if(nextAdvanceISR && nextAdvanceISR != ADV_NEVER)
|
|
@@ -880,7 +884,7 @@ FORCE_INLINE void advance_isr_scheduler() {
|
|
|
}
|
|
|
|
|
|
|
|
|
- bool eisr = nextAdvanceISR < (TCNT1 + nextAdvanceISR / 8);
|
|
|
+ bool eisr = nextAdvanceISR < (TCNT1 + nextAdvanceISR / LA_FREQ_MDIV);
|
|
|
if (eisr)
|
|
|
{
|
|
|
#ifdef LA_DEBUG_LOGIC
|
|
@@ -910,7 +914,7 @@ FORCE_INLINE void advance_isr_scheduler() {
|
|
|
|
|
|
|
|
|
|
|
|
- if (nextAdvanceISR != ADV_NEVER && (nextAdvanceISR + TCNT1 + nextAdvanceISR / 8) < nextMainISR)
|
|
|
+ if (nextAdvanceISR != ADV_NEVER && (nextAdvanceISR + TCNT1 + nextAdvanceISR / LA_FREQ_MDIV) < nextMainISR)
|
|
|
OCR1A = nextAdvanceISR;
|
|
|
else
|
|
|
OCR1A = nextMainISR;
|